Semiconductor memory device and method of controlling the same

I“ ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''' ”“'l

I STTVII I

VDD —»1 v"St1aC:te' F ____________________________ _ _‘ 1‘ 1

vss I ________ _ _ '

TTI VPC \/DD supplying I main circuit T

. VDD starter 4__ 22 - - unit I

I 12 VII clrcult g 20 , I

- ._ *‘ tVDD T7 ‘ .

I E l

i S-I--I-CRX \/PREP R DOCSIZGI‘ -E 2

i V d memory :

' 14 . . ‘

CE I low Power * VPRREFH ‘’ sgetzgagglng Core I ——-II—--P I . ___p~ w

2 entry CIFCUIIL \/PRREFL I generator 30 §§ I

l :l

I ll

I internal supply - I I

| VRFV voltage p.enp.heraI I l

1 ‘T--—-__-—_—___ I .

CN 1 ,, decoder l§ igfgggce substrate A :1

I generator Vdtaget 3 _ _ _ _ _ _ _ _ . _ J I

i 2_4 genera or A l

AD "*1 , _ VSS supplying I

DQ<__>1 , Internal voltage 1:IrOu|t E 1

I L9_e.n_e'_'elt9'l _ _ _ _ _ _ E": E _ _ . _ _ _ _ _ _ _ _ _ _. 1

L .................................................................. 2-1

8 2 / P 2 P /V V O R 3... W D F b E 9 2 .mt. pi‘ mm Pd F P a 4 2 3 3 F + F E m v i. D V S L H W F F 1. m E E R C W W % P P V V

\/RFV
\/ll
\/DDI:::>— _3__2_e
3 2
A3 4
2/
Pumping A21.
\/BEEN oscillator OSC circuit
'3 gia " -- -----~->——£‘.I>VBB

Fig. 5

power on entry exit

/\lL/
/~

5 E >\ Q TO \ clon'l: dalre \ don't care CE2 (CI) (CM

ULP El‘/(e) 22 \(9)

K I 1~\A
1‘

/
./

low power consumption mode idle mode 3 T1 5 .

period of stable internal voltage

Fig. 7