CN100495568C - Method for accessing data and device and system for using the method - Google Patents

Method for accessing data and device and system for using the method Download PDF

Info

Publication number
CN100495568C
CN100495568C CNB2003101007279A CN200310100727A CN100495568C CN 100495568 C CN100495568 C CN 100495568C CN B2003101007279 A CNB2003101007279 A CN B2003101007279A CN 200310100727 A CN200310100727 A CN 200310100727A CN 100495568 C CN100495568 C CN 100495568C
Authority
CN
China
Prior art keywords
address
word line
signal
page
precharge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2003101007279A
Other languages
Chinese (zh)
Other versions
CN1497607A (en
Inventor
李润相
李祯培
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR10-2002-0061042A external-priority patent/KR100510491B1/en
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN1497607A publication Critical patent/CN1497607A/en
Application granted granted Critical
Publication of CN100495568C publication Critical patent/CN100495568C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Abstract

A semiconductor memory device having a partial activation framework, which provides an efficient page mode operation while operating in a partial activation mode. Control circuits and methods are provided to enable a page mode operation (for read and write data accesses) in a semiconductor memory device (such as a DRAM, FCRAM) having a partial activation framework, resulting in an improved data access speed when data is written/read from memory locations having the same wordline address. In one aspect, a method for accessing data in a memory device comprises activating a first wordline corresponding to a first address to perform a data access operation, receiving a second address after the first address, if the second address is the same as the first address, generating a page mode enable signal for maintaining an activated state of the first wordline corresponding to the first address while activating a second wordline corresponding to the second address, and deactivating the first and second wordlines in response to disabling of the page mode enable signal.

Description

The method of access data and the device and the system that use this method
The cross reference of related application
The application requires the right of priority of on October 10th, 2002 in the 2002-61042 korean patent application of Korea S Department of Intellectual Property submission, and it is used as reference paper and quotes in this application.
Technical field
The present invention relates to a kind of circuit and method that page mode operation is provided in the semiconductor storage with part activation structure.
Background technology
Have the demand to semiconductor devices such as DRAM (dynamic RAM) device for a long time, this device provides fast and effective memory accessing operation (read-write operation) always.But along with the memory access rate of DRAM increases, power dissipation increases usually thereupon, and this may cause serious problem.Therefore, when the exploitation semiconductor storage unit, operating speed and power dissipation are the trade-off relations that it has been generally acknowledged that.Some power controlling dissipates provides the technology of high speed operation to concentrate on minimizing memory cell array electric current aspect simultaneously again.For example, developed the semiconductor storage with part activation structure, this semiconductor storage can make an activation of a plurality of memory cell array blocks, so as in the storage block of an activation carry out memory access operations.An example with semiconductor devices of part activation structure is the FCRAM (random access memory fast circulates) by Fuji Tsu Co., Ltd.'s exploitation.
Figure 1A to Fig. 1 C illustrates the hierarchical memory structure of the semiconductor storage unit of prior art, and it can partly activate a plurality of of storage unit.Shown in Figure 1A, semiconductor storage unit (10) comprises a plurality of memory banks (10A, 10B, 10C, 10D).Each memory bank is for example represented a logical block of the storer among the PC; Each memory bank can be made up of one or more memory modules (for example, DIMM (double in-line memory module), SIMM (single-row inline memory modules)).Each memory bank (10A, 10B, 10C, 10D) logically also is divided into a plurality of memory cell array blocks.For example, shown in the one exemplary embodiment of Figure 1B, memory bank (10A) comprises four memory cell array blocks (100a, 100b, 100c, 100d).
In addition, each memory cell block (100a, 100b, 100c, 100d) logically also is divided into a plurality of sub-memory cell array blocks (or row piece), and wherein each sub-memory cell array block is by the control circuit control of association.For example, shown in the one exemplary embodiment of Fig. 1 C, memory cell array block (100a) comprises four sub-memory cell array blocks (101,102,103,104).Memory cell array block (100a) also comprises a plurality of sub word line drivers (105,106,107,108), and wherein each sub word line driver is associated with one of sub-memory cell array block (101,102,103,104).
Each sub word line driver (105,106,107,108) activates the corresponding sub-word line (WL1, WL2, WL3/WL4) of corresponding row piece.Specifically, the word line of storage block (100a) uses whole word line (global wordline) framework to go up in storage block (100a) and forms, and this word line is activated according to line of input address (wordline address) by a line decoder.Sub-word line forms on corresponding row piece, the activation of the corresponding sub-word line of sub word line driver (105,106,107,108) control.For example, in the one exemplary embodiment of Fig. 1 C, when row address and row piece select the address to be imported into memory storage, activated by line decoder corresponding to the whole word line of line of input address.In addition, input row piece selects the address to be used to activate one of row piece (101,102,103,104), makes corresponding sub word line driver (105,106,107,108) activate the corresponding sub-word line that has with (integral body) word line identical address that has activated.
Memory architecture shown in Figure 1A-C is an example of memory architecture, it can be used to provide part activating semiconductor memory device such as FCRAM, row block address (CBA) activates one of sub-memory cell array block (101,102,103,104) thereby for example can use, to carry out data access or refresh operation.For example, in the example of Fig. 1 C, because memory cell array block (100a) comprises four sub-storage blocks (101,102,103,104), therefore 2 bit CBA can be used for selecting one of four row pieces (sub-storage block), although those skilled in the art will readily appreciate that memory architecture can adopt by the predetermined column piece selects the row piece more or less of the independent addressing in address to design.
In order to use the memory architecture carry out memory access operations shown in Figure 1A-1C, at first respond of predetermined memory bank (memory bank) address selection memory bank (10A, 10B, 10C, 10D), respond presumptive address (for example, depending on row address or any other address of addressing scheme) selection then and selected the interior memory cell array block (100a, 100b, 100c, 100d) of storage block.Then, line of input address (RA) and row piece are selected address (CBA), to activate whole word line (based on the decode results of the line of input address of line decoder) and to activate the row piece of select storage unit array block (based on importing CBA).Then, only activate the sub-word line (having and the identical address of activating of whole word line) of having selected the row piece by corresponding sub word line driver.
For example, in the one exemplary embodiment of Fig. 1 C, when input row piece is selected address 00, according to the sub-word line WL1 of the row address activation of importing corresponding to the first row piece (101).When input row piece is selected address 01, be activated corresponding to the sub-word line WL2 of secondary series piece (102).When input row piece is selected address 10, activate sub-word line WL3 corresponding to the 3rd row piece (103).When input row piece is selected address 11, activate sub-word line WL4 corresponding to the 4th row piece (104).Like this, only activate 1/4th of storage unit with identical row address.Then according to the input alignment address (columnline address) to/from activating row piece I/O data.In addition, after a schedule time amount, make the automatic deactivation of sub-word line (not working) that activates the row piece, i.e. precharge.
FCRAM operating part enable mode is to reduce current drain and to improve storage speed.In FCRAM, tRAC (activate release time) and tRC (line precharge time) are respectively 22ns and 25ns, compare with traditional DRAM, show tRAC and tRC and have improved 10% and 50% respectively.
Compare with traditional DRAM, exist and some problem that is associated according to part enable mode operation DRAM device.For example, in the DRAM of part enable mode operation, be difficult to carry out " page-mode " operation of read/write data.As known in the art, " page-mode " typically refers to a kind of like this operator scheme: in case behind the X of line of input address, only change column address Y just can to/from having a plurality of storage unit I/O data of identical row address X.Traditional DRAM device reduces power consumption by " page-mode " operation simultaneously to increase memory access rate.
Page mode operation is difficult to realize in the DRAM with the operation of part enable mode, because as described in conjunction with Fig. 1 C, the memory cell selecting activation/control that connects identical row address (whole wordline address) is according to selecting the address to realize by the row piece of row address input.More particularly, when the DRAM with n bit column piece selection address operates with the part enable mode, must input up 2 nThe identical row address of multiple purpose, so that to/storage unit I/O data from all row pieces of identical row address.In fact, about traditional design, when by given row address of activation command signal ACT input, only at the fixed time (promptly, tRC) import next address (with activation command ACT) afterwards, because after the schedule time of row address input, automatically performing the line precharge operation.Therefore, select the address because FCRAM has n bit column piece, for to/from all row pieces, have the deposit receipt unit I/O data of identical row address, so memory access time equals up tRC * 2 nTime add the data I/O time.Below in conjunction with Fig. 1 C and Fig. 2 with these notions of instance interpretation.
Fig. 2 is the sequential chart that the memory access operations of the conventional semiconductors memory device with above-mentioned part activation framework is described.Specifically, the example of Fig. 2 illustrates the operation of the conventional semiconductor devices of the part activation structure that has shown in Fig. 1 C, and wherein using burst length is that 4 pulse string mode is carried out read operation.In the example of Fig. 2, each line of input address X is considered to identical.Referring to Fig. 2, the first activation command ACT, row address X and row piece select address CBI to import synchronously by the clock signal clk of clock period C1.When response, the first row piece (101) is selected address CBI to select by the row piece, and activates the word line MLI corresponding to line of input address X in the first row piece (101).When at subsequent clock cycle C2 input read command/RD and column address Y, select row, so that the data locking of storage unit output is being activated word line MLI and selecting the common factor (point of crossing) of alignment corresponding to column address Y.Because burst length is 4, therefore begin to export continuously four data bit DQ from the input column address according to read command/RD.
In traditional design, when applying activation command ACT, begin column precharge automatically after about three (3) cycles that self-clock cycle C1 rises.The sub-word line WLI that the beginning of responsive trip precharge operation then, deactivation have activated.After the end line precharge operation, select address CB2 at input next activation command ACT, row address X of clock period C6 place and row piece.Because therefore begin column precharge automatically after the schedule time amount that the input of self-activation order ACT rises can apply activation command ACT subsequently after the line precharge end.Be referred to as tRC (line precharge time) from the period of the next activation command ACT of being input to of activation command ACT.The row address X and the row piece of response clock period C6 place's input are selected address CB2, activate the respective word WL2 in the secondary series piece (102).Then, in the automatic begin column precharge of clock period C9, be three (3) clock period that the input of the activation command ACT of self-clock cycle C9 rises precharge time.Therefore, only the clock period C11 place when the precharge operation that activates sub-word line WL2 finishes can apply next activation command ACT, row address X and row piece selection address CB3.So, as mentioned above, after the schedule time of order input beginning certainly, automatically perform in traditional DRAM device (such as FCRAM) of precharge operation, in addition when next row address with when the row address of preceding input is identical, also only can be in time quantum tRC line of input address afterwards.
Therefore, although traditional DRAM device (such as FCRAM), wherein n bit column piece selects the address to allow 2 of selection memory in the operation of part enable mode nIn the row piece one, the I/O speed of the storage access in the time of can improving the input different row, but because the part operation mode requirement is from the input of given row address (promptly, the input of activation command) carries out precharge operation after the schedule time of rising, therefore when some row address of input, this device can provide than other conventional semiconductors memory device (for example, SDRAM, DDR, DRAM) slow memory access rate.
So people expectation provides a kind of circuit and method that increases the I/O speed of storage access, so that be identical during in preceding and subsequently row address execute store access, increase has the I/O speed of the storage access among the DRAM of part activation framework.
Summary of the invention
The purpose of this invention is to provide a kind of semiconductor storage unit that part activates framework that has, this device provides effective page mode operation in the operation of part enable mode.The present invention also provides control circuit and method, can activate in the semiconductor storage unit (such as DRAM, FCRAM) of framework and start page mode operation (being used to the access that reads and writes data) having part, raising writes from the memory location with same word line address/data access speed when reading when data thus.
In one embodiment, the method for data comprises in a kind of access memory spare: activate first word line corresponding to first address, to carry out data access operation; Receive second address behind first address,, then generate the page-mode marking signal,, activate second word line simultaneously corresponding to second address to keep state of activation corresponding to first word line of first address if second address is identical with first address; Forbidding of response page mode flag signal, deactivation first and second word lines.
In another embodiment, semiconductor storage unit comprises: comprise the memory cell array of a plurality of storage blocks, command decoder is used for command signal decoding, and output has been deciphered command signal to carry out data access operation; The row address comparer, be used for and compare corresponding to second address that receives after first address of activating first word line and first address, if first address is identical with second address, then generate the page-mode marking signal, if second address is different with first address, then first word line is by precharge; Precharge control circuit is used to control precharge operation, and wherein precharge control circuit response page mode flag signal to be to prevent to activate the precharge operation of first word line, activates second word line corresponding to second address simultaneously to carry out data access operation.
Preferably, memory cell array comprises that part activates framework, and wherein each storage block can be by the independent addressing of block address.Data access operation comprises a page mode operation, wherein for one or more memory cell access data with identical row address in identical storage block or the different storage block.Data can be used the access of train of impulses operator scheme.
In another embodiment, the row address comparer comprises: the device of storing first address; With second address and first address device relatively to determine that first and second addresses are whether identical; If first and second addresses are identical from the device of comparer output page surface model marking signal.
In another embodiment, semiconductor storage unit comprises the order shifter circuit, be operably connected to the output terminal of command decoder and row address comparer, wherein order shift unit to postpone the first predetermined time delay from the write command signal of command decoder output.In one embodiment, the order shifter circuit comprises the clock shift unit that postpones write command signal, and this clock shift unit comprises a plurality of phase inverters that are connected in series.In another embodiment, the order shifter circuit comprises the clock shift unit that postpones write command signal, and this clock shift unit comprises a plurality of triggers that are connected in series.
In another embodiment, the response write command signal, precharge control circuit postpones the second predetermined time delay with the page-mode marking signal, has postponed the page-mode marking signal to generate.Postpone the page marks signal and prevented to activate the precharge operation of word line.
These and other embodiment of the present invention, each side, characteristics and advantage will be described below, and make it from DETAILED DESCRIPTION OF THE PREFERRED, become clearer below in conjunction with accompanying drawing.
Description of drawings
Figure 1A to Fig. 1 C shows the hierarchical memory structure of the semiconductor storage unit of prior art, and it can partly activate all polyliths of storage unit;
Fig. 2 is the sequential chart that the legacy memory accessing operation of the conventional semiconductors memory device with part activation framework is described;
Fig. 3 has schematically illustrated the semiconductor storage unit that part activates framework that has of one embodiment of the invention, and it provides effective page mode operation of part activation manipulation pattern;
Fig. 4 is the exemplary sequential chart of the memory access operations of explanation one embodiment of the invention, is implemented in one and has the semiconductor storage unit that part activates framework;
Fig. 5 is an exemplary sequential chart of the memory access operations of explanation one embodiment of the invention, is implemented in one and has the semiconductor storage unit that part activates framework;
Fig. 6 is the circuit diagram of the order shift unit of explanation one embodiment of the invention, and this shift unit preferably is implemented on the device of Fig. 3;
Fig. 7 is the circuit diagram of the row address comparer of explanation one embodiment of the invention, and this comparer preferably is implemented on the device of Fig. 3;
Fig. 8 is the circuit diagram of the precharge control circuit of explanation one embodiment of the invention, and this control circuit preferably is implemented on the device of Fig. 3;
Fig. 9 is the exemplary sequential chart of the operator scheme of the row address comparer of key diagram 7 and Fig. 8 and precharge control circuit;
Figure 10 is the schematic block diagram that explanation can be implemented storage system of the present invention.
Embodiment
The present invention is a kind of semiconductor storage unit that effective page operation is provided with part activation manipulation pattern.Particularly, the circuit of the preferred embodiment of the present invention and method are based on the addressing scheme and the control circuit of the data access speed of the semiconductor storage unit (such as DRAM, FCRAM) that provides improved page mode operation and increase to have part activation framework.
Fig. 3 is the block scheme that part activates the semiconductor storage unit of framework that has of explanation one embodiment of the invention, provides effective page mode operation with part activation manipulation pattern.Referring to Fig. 3, semiconductor storage unit comprises: memory cell array (100); To/from a plurality of peripheral circuits (110 to 196) of memory cell array (100) I/O data; Row address comparer (200); Order shift unit (300).For illustration purpose, suppose that in whole discussion hereinafter memory cell array (100) comprises the array structure of discussing in conjunction with Figure 1A, Figure 1B, Fig. 1 C.For example, suppose that memory cell array (100) illustrates the storage block of memory bank, and be divided into four can be by the row piece of 2 bit CBA addressing (101,102,103,104), to carry out aforesaid part enable mode operation.Those skilled in the art will easily understand, and also can adopt other memory architecture to implement the present invention.
Clock signal C K and/CK is referring to each functional block that sends semiconductor storage unit via lock ring retard (DLL) that is used for synchronous operation and clock buffer circuit (110) to.Command decoder (120) receives command signal/CSh and FN (coming self-controller and/or CPU), and it is deciphered to generate many orders, such as activation command ACT, read command/RD and write order/WR.Activation command ACT is handled by different circuit such as control signal maker (150).The read write command that command decoder (120) is generated is handled by order shift unit (300), the page-mode marking signal that its response read command/RD, write order/WR and row address comparer (200) are generated (/PN_FLAG) generate the control signal S_CMD that arrives control signal maker (150).
According to being described in more detail below in conjunction with Fig. 5 and Fig. 6, for example, continuously data are being write in the page mode operation of the present invention with identical or different row piece (101,102,103,104), consider that write latency activates with one or more delays with word line of identical row address, order shift unit (300) is with write order/WR delay scheduled time TD1, thus the operation and the precharge at preceding activation word line of guaranteeing to have different row.
Control signal maker (150) comprising: activation control signal generation unit (152), precharge control signal generation unit (154), data I/O control signal generation unit (156).Control signal maker (150) generates the control signal of control store accessing operation.Specifically, activation control signal generation unit (152) output control signal is given activation control circuit (192), activates memory access operations with control.Precharge control signal generation unit (154) is exported the control signal that comprises precharge enabling signal PRECH_EN to precharge control circuit (194), with the control precharge operation.Data I/O control signal generation unit (156) is to data input/output control circuit (196) output control signal, with the I/O operation of control DQ buffer (180).
A plurality of address signal (A0, A1, ... A14) and bank address signals (BA0 and BA1) for example receive from memory controller or CPU are outside, they are input to line decoder (160) and column decoder (170) respectively via Address Register (130) and address latch (140).Address latch (140) is operated under the control of control signal maker (150).The line decoder (160) that comprises word line driver circuit is to line of input address X decoding, and the corresponding word line (or whole word line) of selection and activation memory cell array (100).Column decoder (170) is to input column address Y decoding, and selection is corresponding to alignment in the memory cell array (100) of address Y, with the input and output data.The data of write store are at first passed through I/O contact pin DQ[0:m] input, deposit data DQ buffer (180) then in.The data of reading from memory cell array (100) are at first deposited in data DQ buffer (180), pass through I/O contact pin DQ[0:m then] output.
According to the present invention, a row address signal that applies from the outside is input to row address comparer (200) and line decoder (160) via Address Register (130).The row address (after this being referred to as " current " row address) and the row address of having stored (after this being referred to as " at preceding row address ") of row address comparer (200) input relatively at present.Here, " current " row address is meant the row address of present input, and " preceding " row address is meant the row address of importing before the current line address.
When " current " and " preceding " row address are confirmed as when identical, row address comparer (200) generate a page-mode marking signal (/PM_FLAG), this signal is output to order shift unit (300) and precharge control circuit (194).The page-mode marking signal (/PM_FLAG) trigger " page-mode " memory access operations (be used for by/WR or/RD specifies, and carries out read operation or write operation).
Response page mode flag signal (/PM_FLAG), precharge control circuit (194) will be blocked the precharge operation that responds the word line that activates at preceding row address.More particularly, precharge control circuit (194) response is from the page-mode marking signal/PM_FLAG of row address comparer (200) output and the precharge enabling signal PRECH_EN that exports from precharge control signal generation unit (154), control precharge operation.The response page mode control signal (/PM_FLAG), precharge control circuit (194) will interrupt precharge control signal (/PRFCH-CS), even the precharge enabling signal is activated, so that avoid precharge operation.
Therefore, when activating between the row piece (respond location and activate) previously input " current " row address (with identical), be delayed to regularly corresponding to the next precharge of next subsequent rows address at the precharge operation that activates word line of the row piece of preceding activation at preceding row address.Obviously identical row address can be transfused to 3 times or more times, will postpone precharge operation in the case until the input different row.
On the other hand, when " current " address is different from when preceding row address (determining according to the comparative result of row address comparer (200)), by the word line that activates at preceding row address in preceding activation at the prostatitis piece, after a schedule time of the I/O of data by auto-precharge.
Therefore, according to the present invention, page-mode can be by response at preceding activation command ACT, and the identical row address of input is realized before beginning precharge.In other words, owing to expanded the activation cycle of the secondary series piece of having selected, therefore obtained the page-mode function effectively by applying identical row address, thus can to/from a plurality of continuous I/O data of row with identical row address.
Be understood that the processing of above-mentioned blocking-up precharge operation is to carry out in sense data during the page mode operation or in the memory write data.But except the blocking-up precharge operation, the control circuit of Fig. 3 is also carried out additional function when writing data to storer in page mode operation.For example, response page mode flag signal (/PM_FLAG), order shift unit (300) is with the effective delay scheduled time amount of write order/WR TD1, output with delayed control signal S_CMD, solve (account for) and write wait and one or more delays activation, thereby guarantee operation and precharge at the word line with different row of preceding activation with word line of identical row address.In addition, the output of the signal S_CMD of delay causes precharge enabling signal (PRECH_EN) to be delayed.In addition, (/PM_FLAG) delay scheduled time amount TD2 is to solve the delay TD1 that activates in the word line with the page-mode marking signal for precharge control circuit (194).
Exemplary sequential chart with reference to Fig. 4 and Fig. 5 illustrates in greater detail exemplary page-mode memory access operations of the present invention (read-write operation) below.
Fig. 4 is the exemplary sequential chart of the memory access operations of explanation one embodiment of the invention, and this memory access operations is implemented in has the semiconductor storage unit that part activates framework.Say that according to body ground Fig. 4 shows " page-mode " operation of the semiconductor storage unit of Fig. 3.Wherein data have from each row piece (101,102,103,104) of storer (100) in the storage unit of identical row address and read.In the example of Fig. 4, suppose that burst length is four (4), and supposition is identical by row address X1, X2, X3, the X4 that four activation command ACT import.
In exemplary " page-mode " operation of Fig. 4, activation command ACT and read command/RD can be by inputs (opposite with the method for Fig. 2) continuously without delay, because page-mode marking signal/PM_FLAG is activated, avoided in the line of input address carrying out when (X1, X2, X3, X4) is identical the line precharge operation.Specifically, in the classic method of the Fig. 2 that above explains, 3 clocks after activation command ACT input automatically perform the line precharge operation.Yet, in exemplary method shown in Figure 4, response page mode starting signal/PM_FLAG is eliminated the line precharge operation (that is line precharge operation among C4, C6 and the C8) that should occur 3 cycles after the activation command ACT input among clock period C1, C3 and the C5 usually.Therefore, during page mode operation, the word line with identical row address is kept activation and is under an embargo until the page-mode marking signal.
Describe the exemplary page mode operation shown in Fig. 4 in detail below in conjunction with Fig. 3 and Fig. 4.In Fig. 4, synchronously import activation command ACT, row address X1 and row piece selection address CB1 at clock period C1.Select the first row piece (101) (Fig. 3) according to row block address CB1, and response line of input address X1 activates the sub-word line WL1 (whole word line) corresponding to line of input address X1.At clock period C2, input read command/RD and column address Y1.In when response, selected corresponding to the row of column address Y1, then after 3 clock period, activate word line ML1 and begin reading of data corresponding to the storage unit of selecting the common factor that is listed as of address Y1 from being positioned at.Here, because burst length is four, therefore respond read command/RD that clock period C5 begins, (from buffer (180)) export four data bit DQ continuously.
Import activation command ACT, row address X2 and row piece selection address CB2 continuously at clock period C3 then.Secondary series piece response address CB2 and activating.In addition, the corresponding sub-word line WL2 of secondary series piece activates according to Input Address X2.Particularly, referring to Fig. 3, current line address X2 is input to row address comparer (200) via Address Register (130).Row address comparer (200) with current line of input address X2 with compare at preceding row address X1.Because row address X1 is identical with X2, row address comparer (200) generates page-mode marking signal/PM_FLAG, and this marking signal has prevention in the sub-word line WL1 of preceding activation precharge " low " logic level.As shown in Figure 4, the page-mode marking signal causes, and should respond the line precharge that the act command of importing among the clock period C1 occurs among the clock period C4 usually and be cancelled.So, the precharge of sub-word line WL1 (from but activated whole word line accordingly) postponed, and in the second sub-state of activation of keeping sub-word line WL1 when word line WL2 is activated.
Then, read command/RD and column address Y2 that response is imported during clock period C4 continuously activate sub-word line WL2 and begin reading of data corresponding to the storage unit on the common factor of selecting alignment of column address Y2 from being positioned at.Because burst length is four, so read command/RD (from buffer (180)) that response begins at clock period C7 exports four data bit DQ continuously.
After this, when importing the 3rd activation command ACT, current line address X3 (with identical) and row piece selection address CB3 at clock period C5, carry out an operation that is similar to aforesaid operations at preceding row address X2.Particularly, current address X3 determined by row address comparer (200) and location X2 is identical previously, so page-mode marking signal/PM_FLAG keeps activating (logic " low " level).Therefore, should respond the line precharge operation that the second input act command occurs among the clock period C6 among the clock period C3 usually is cancelled.So, sub-word line WL1 and WL2 (from but activated whole word line accordingly) precharge postponed, and when activating the 3rd sub-word line WL3, keep the state of activation of sub-word line WL1 and WL2.
Then, read command/RD and column address Y3 that response is imported during clock period C6 continuously activate sub-word line WL3 and begin reading of data corresponding to the storage unit on the common factor of selecting alignment of column address Y3 from being positioned at.Because burst length is four, so read command/RD (from buffer (180)) that response begins at clock period C9 exports four data bit DQ continuously.
Equally, when importing the 4th activation command ACT, current line address X4 (with identical) and row piece selection address CB4 at clock period C7 at preceding row address X3, current address X4 determined by row address comparer (200) and location X3 is identical previously, so page-mode marking signal/PM_FLAG keeps activating (logic " low " level).So, sub-word line WL1, WL2 and WL3 (from but activated whole word line accordingly) precharge postponed, and when activating sub-word line WL4, keep the state of activation of sub-word line WL1, WL2 and WL3.
Then, read command/RD and column address Y4 that response is imported during clock period C8 continuously activate sub-word line WL4 and begin reading of data corresponding to the storage unit on the common factor of selecting alignment of column address Y4 from being positioned at.Because burst length is four, so read command/RD (from buffer (180)) that response begins at clock period C11 exports four data bit DQ continuously.
As shown in Figure 4, do not import activation command at clock period C9.Therefore, row address comparer (200) determines that the current line address is different from preceding row address X4, thereby disable page surface model marking signal/PM_FLAG (for example, output logic " height " level).Response disable page surface model marking signal is imported act command at the 4th of clock period C10 response clock period C7 and will be begun precharge operation automatically.In the case, precharge control circuit (194) (Fig. 3) will carry out precharging circuit to all word line of activation WL1, WL2, WL3 and WL4.
So, the page mode operation of the present invention that data are read from storer, if the current line address be confirmed as identical at preceding row address, to start page-mode marking signal/PM_FLAG to avoid precharge operation, this will make the word line (response activates at preceding row address) in preceding activation keep state of activation.Therefore, the data that have in the storage unit of identical row address are read from same column piece or different lines piece continuously, thereby increase memory access rate in the operation of part enable mode.In fact, as shown in Figure 4, data bit DQ can output continuously in continuous clock period C5-C12.
This read operation with the conventional semiconductors memory device of explaining with reference to Fig. 2 forms contrast.In traditional operation, even current and identical, also must after schedule time amount tRC, import the current line address at preceding row address, lowered the I/O speed when reading storage unit like this with identical row address with part activation manipulation pattern.In fact, as shown in Figure 2, even import identical row address X continuously, data output neither be continuous, and in Fig. 4, then continuous output data when the line of input address is identical.
Fig. 5 is the exemplary sequential chart of the memory access operations of explanation another embodiment of the present invention, and this memory access operations is implemented in has the semiconductor storage unit that part activates framework.More particularly, Fig. 5 shows " page-mode " that data are written into the storage unit with identical row address.Usually, be written in the page mode operation of the storage unit that has identical row address in the identical or different row piece in data, except eliminating the line precharge in a manner described during the page mode operation, also activation and the page-mode marking signal with word line postpones the regular hour amount, with the write wait of solution with the memory access operative association.More particularly, when receiving write order, at first will be corresponding to the address of write order and data storage to writing in the buffer.After this, when receiving the subsequent write commands that is used for same bank, corresponding to depositing the data that write buffer in the storage unit of writing the address in the buffer memory storage in.Therefore, not rapid activation corresponding to word line by the row address of write order input, but activation applying this subsequent commands after.
Explain exemplary page mode operation shown in Figure 5 in more detail below with reference to Fig. 3 and Fig. 5.In Fig. 5, suppose that row address X2, X3 and X4 are identical, but be different from row address X1 and X5, and be 4 train of impulses execution train of impulses write operation by length.As page mode operation (as described in) in conjunction with Fig. 4 from the storage reading of data, compare with the time interval that applies activation command ACT during the normal mode (non-page-mode), when execution write data to the page mode operation of storer, the time interval that applies activation command ACT was reduced.
Referring to Fig. 5, activation command ACT and row address X1 and row piece select address CB1 synchronously to be imported by clock period C1.After this, at subsequent clock cycle C2 input write order/WR and column address Y1, and after three clock period of column address Y1, continuous four data bit D1 of input, and during two clock period, described data bit D1 deposited in be arranged in DQ buffer (180) write the buffer (not shown).
In clock period C6, receive another activation command ACT, and line of input address X2 and row piece selection address CB2.Row address X2 is input to row address comparer (200) via Address Register (130), row address comparer (200) with the row address X2 of current input with compare at preceding row address X1.Because row address X1 is different with X2, row address comparer (200) will keep page-mode marking signal/PM_FLAG with " height " logic level.So the page-mode marking signal keeps being under an embargo, and does not trigger page mode operation.
Then at subsequent clock cycle C7 input write order/WR and column address Y2.So, respond second write order/WR, and select address CB1 based on depositing row address X1 and the row piece write in the buffer in, activate the corresponding sub-word line WL1 of the first row piece (101).Row corresponding to column address Y1 are selected, so that be stored in the data D1 that writes buffer being arranged in to activate sub-word line WL1 and begin to import corresponding to the storage unit on the common factor of selecting alignment of column address Y1.In addition, because page mode operation also is not activated, therefore the sub-word line WL1 in preceding activation is carried out precharge.
Then, in clock period C8, receive another activation command ACT, and line of input address X3 and row piece selection address CB3.Row address comparer (200) with the row address X3 of current input with compare at preceding row address X2.Because row address X2 is identical with X3, row address comparer (200) generates the page-mode marking signal/PM_FLAG with logic " low " level, thus the operation of activation page pattern.On the other hand, by the delay of a TD2, output page surface model marking signal/PM_FLAG, with the page-mode marking signal/D_PM as delay, its reason is explained hereinafter.
At subsequent clock cycle C9, input write order/WR and column address Y3.So, response write order/WR, and, activate the corresponding sub-word line WL2 of secondary series piece (102) based on the row address X2 and the row piece selection address CB2 that write in the buffer.Yet, for the operation of the sub-word line WL1 that fully guarantees in preceding activation, with the activation of sub-word line WL2 postpone predetermined first time delay TD1, as shown in Figure 5.In fact, owing to reduced the time interval (comparing with non-page mode operation) that applies activation command ACT in page mode operation, the activation of follow-up sub-word line WL2 is delayed, to guarantee operation and the precharge at the sub-word line WL1 of preceding activation.
Usually, sub-word line WL2 should activate (as the word line WL behind clock period C7 input column address Y2) at write order/WR and column address Y3 input (clock period C9) back.Yet, therefore because act command received at interval with the short period during page mode operation, do not postpone if activate sub-word line WL2 between at this moment, can not fully guarantee the running time of sub-word line WL1.Therefore, in the one exemplary embodiment of Fig. 5, the activation of sub-word line WL2 is preferably in write order/WR and column address Y3 input back postpones about three clock period.After activating sub-word line WL2, with the data D2 of buffering from beginning write store with sub-word line WL2 with corresponding to the corresponding memory location of the common factor of selecting alignment of Y2.
In addition, because the activation of sub-word line WL2 is delayed, the therefore page-mode marking signal/PM_FLAG that also will start (postponing the sub-word line (having identical row address) that the operation that activated sub-word line WL2 and postponement are used for the follow-up activation of page mode operation) delay scheduled time TD2.More particularly, page-mode marking signal/the D_PM that is written into precharge control circuit (194) operating lag in the page mode operation of storer in data controls the precharge of sub-word line, this page-mode marking signal/D_PM is by postponing the clock period of predetermined quantity with page-mode marking signal/PM_FLAG, promptly shown in Figure 5 second time delay TD2 and generating.Therefore, sub-word line WL2's has charging to be postponed and keeps sub-word line WL2 to activate.
Then, at clock period C10, input activation command ACT and row address X4 and row piece are selected address CB4, and carry out the operation that is similar to aforesaid operations, because row address X4 is with identical at preceding row address X3.
Do not apply activation command ACT at clock period C12.Therefore, row address comparer (200) determines that the current line address is different from preceding row address X4, and at when response disable page surface model marking signal/PM_FLAG (for example, generating the page-mode marking signal with logic " height " level).Therefore, response has the delay page-mode marking signal/D_PM of logic " height " level, has charging control circuit (194) to begin that at clock period C18 charging operations is arranged, so that simultaneously to activating sub-word line WL2, WL3 and WL4 precharge.
Therefore, the exemplary method of Fig. 5 can make data in page mode operation in the write store.As mentioned above, because write operation carries out after the subsequent write commands in input, so page mode operation causes follow-up sub-wordline delay TD1 first time delay, to guarantee the running time at the sub-word line of preceding activation.Because the activation of sub-word line is delayed, therefore in page-mode, stop the page-mode marking signal of the precharge operation that has activated sub-word line also to be delayed.It will be appreciated that, in page mode operation, when when preceding row address is identical with the current line address, have in the storage unit of identical row address by keeping state, just data can being write in different lines piece or the same column piece continuously at the word line of preceding activation corresponding to identical row address.
Fig. 6 is the circuit diagram of the order shift unit (300) of the explanation embodiment of the invention, and this circuit preferably is implemented on the device of Fig. 3.Usually, be written in the page mode operation of storer in data, order shift unit (300) is with write order/WR delay scheduled time, so that corresponding word lines is postponed TD1 (as shown in Figure 5).In an exemplary embodiment, write order/WR only when page-mode marking signal/PM_FLAG is activated (logic low) just will be delayed.
Referring to Fig. 6, order shift unit (300) comprises clock shift unit (310), NPR door (321,322,323) and phase inverter (331,332,333).Suppose that page-mode marking signal/PM_FLAG, write order/WR and read command/RD are the signals that activates at logic " low " level.
NOR door (321) receives write order/WR and the page-mode marking signal/PM_FLAG as input, and input signal actuating logic NOR is operated.NOR gate signal (322) receives as the write order/WR of input and anti-phase page-mode marking signal/PM_FLAG (anti-phase by phase inverter (331)), and input signal is carried out the NOR operation.Clock shift unit (310) postpones first TD1 time delay (Fig. 5) with the output signal of NOR door (321).NOR door (323) and phase inverter (333) are to the signal of clock shift unit (310), NOR door (322) and phase inverter (332) output actuating logic " OR " effectively, and the result of this " OR " operation is as order S_CMD output.
Order shift unit (300) for Fig. 6, when starting page-mode marking signal/PM_FLAG and write command signal/WR (promptly, logic " low " level) and when forbidding (logic " height " level) read command signal/RD, the output of NOR door (322) and phase inverter (332) will be logic low, and the output of NOR door (321) will be logic " height ".Yet the output of NOR door (321) has been delayed schedule time TD1, this with the generation delay scheduled time TD1. of the S_CMD signal of logic " height " level therefore, in fact, write order/WR by clock shift unit (310) postpone first time delay TD1.
When page-mode marking signal/PM_FLAG and read command signal/RD are under an embargo (logic high), and write command signal/WR is when being activated (logic low), the output of NOR door (321) and phase inverter (332) will be logic low, and the output of NOR door (322) will be logic high, and generation be had the non-delay S_CMD signal of logic high.Therefore, in fact, non-delay write order/WR when with non-page mode operation.
On the other hand, in the read operation when read command/RD is activated, non-delay S_CMD signal with logic " height " level will be output, and do not consider page-mode marking signal/PM_FLAG logic level (that is, do not consider storer with page mode operation still with non-page mode operation).
Should be understood that the clock shift unit can comprise the proper circuit of any inhibit signal.For example, the clock shift unit can comprise a plurality of phase inverters that are connected in series.As selection, the clock shift unit comprises a plurality of series connection trigger in succession.Those skilled in the art can easily expect realizing other method of clock displacement.
Fig. 7 is row address comparer (200) circuit diagram of the explanation embodiment of the invention, and this circuit preferably is implemented on the device of Fig. 3.Row address comparer (200) comprises three switches (211,212,213), two latchs (221 and 222), and a comparer (230).Each of first, second and the 3rd switch (211,212,213) comprises transmission gate (230) and phase inverter, and they respond clock/activation signal CLK+ACT CMD conduction and cut-off.Clock/activation signal CLK+ACT CMD is the signal that response clock period CLK signal and activation command ACT signal generate.More particularly, the first and the 3rd switch (211 and 213) response has the clock/activation signal CLK+ACKCMD conducting of logic " height " level, and second switch (212) response has the clock/activation signal CLK+ACT CMD conducting of logic " low " level, and these those skilled in the art be will readily appreciate that.Each of first and second latchs (221 and 222) comprises pair of phase inverters.
Output to an end of comparer (230) as row address XADDR1 via the row address XADDR of Address Register (130) input.Simultaneously, because first switch (211) basis has the clock/activation signal CLK+ACT CMD conducting of logic " height " level, so row address XADDR is imported into first latch (221).The row address that is input to first latch responds the clock/activation signal CLK+ACT CMD with logic " low " level and is imported into second latch (222).Then, response has the clock/activation signal CLK+ACT CMD of logic " height " level, and the row address that will be input to latch (222) is input to the other end of comparer (230).Here, the row address that is directly inputted to comparer (230) one ends is " current " row address XADDR1, and the row address that is input to comparer (230) other end via latch is " preceding " row address XADDR2.As mentioned above, " current " row address XADDR1 is the row address of importing at present, and " preceding " row address XADDR2 is the row address of previous input.
Comparer (230) with the current line address with compare at preceding row address XADDR2, when row address XADDR1 is identical with XADDR2, start page-mode marking signal/PM_FLAG (output logic " low " level), as row address XADDR1 and XADDR2 disable page surface model marking signal/PM_FLAG (output logic " height " level) simultaneously not.
Fig. 8 is the circuit diagram of the precharge control circuit of the embodiment of the invention, and it preferably is implemented on the device of Fig. 3.Usually, precharge control circuit (194) receive as input from precharge control signal generation unit (154) precharge enabling signal (PRECH_EN), from the page-mode marking signal of row address comparer (200) output (/PM_FLAG), read command/RD and write order/WR signal.In " page-mode " operation of writing data into memory, precharge control circuit (194) with the page-mode marking signal (/PM_FLAG) delay scheduled time TD2 (that is, generates inhibit signal/D_PM) to solve the delay (TD1) (as shown in Figure 5) in the word line activating.In an exemplary embodiment, data do not postpone during from page mode operation that storer is read the page-mode marking signal (/PM_FLAG).
Referring to Fig. 8, precharge control circuit (194) comprising: NOR door (411 and 412), phase inverter (421 and 422), NAND door (431), clock shift unit (310) and precharge control module (440).NOR door (411) and phase inverter (421) are carried out logic " OR " operation of page-mode marking signal/PM_FLAG and write command signal/WR effectively.Clock shift unit (310) is with the output of phase inverter (421) second TD2 time delay (Fig. 5) that is shifted.In addition, NOR door (412) and phase inverter (422) are carried out the logic OR operation of page-mode marking signal/PM_FLAG and read command signal/RD effectively.The output of phase inverter (422) is input to NAND door (431) forthwith.
Be written in the page mode operation of storer in data, page-mode mark/PM_FLAG and write command signal/WR are activated (logic low), and read command/RD is logic " height ".Therefore, the output of phase inverter (422) by clock shift unit (310) postponed second time delay TD2.Therefore, page-mode marking signal/PM_FLAG (logic low startup) in fact is delayed TD2 (the page-mode signal/D of delay is from clock shift unit (310) output).
From the page mode operation that storer is read, page-mode marking signal/PM_FLAG and read command signal/RD are activated (logic low) in data, and write command signal is under an embargo (logic high).So the output of phase inverter (421) will be logic " height " level, the output of phase inverter (422) will be logic " low " level.Therefore, in fact from the page mode operation that storer is read, do not postpone page-mode marking signal/PM_FLAG in data.
NAND door (431) is carried out the logic NAND operation of the output signal of precharge enabling signal PRECH_EN and clock shift unit (310) and phase inverter (422), and output precharge control signal/PRECH_CS.Precharge enabling signal PRECH_EN begins to experience a schedule time amount back automatically actuated signal (from precharge control signal generation unit (154) output logic " height " level) from activation command ACT input.For example, in the classic method that reference Fig. 2 discusses, be that three (3) all after dates in the clock period when applying activation command ACT start line precharge automatically.Yet, the present invention when page-mode mark/PM_FLAG is activated (logic low) writes data in the page mode operation of storer, then be postpone the first time delay TD1 according to deferred command S_CMD after, output precharge enabling signal PRECH_EN, as shown in Figure 6.In the conventional semiconductors memory device, precharge takes place when precharge enabling signal PRECH+EN is activated automatically.
Be exported to precharge control module (440) from the precharge control signal/PRECH_CS of NAND door (431) output.When only being activated (having logic " low " level) at precharge control signal/PRECH_CS, precharge control module (440) just will carry out precharge operation.Therefore, when clock shift unit (310) or phase inverter (422) are output as logic " low ", precharge control signal/PRECH_CS will be under an embargo (logic " height " level).
Referring to Fig. 9, an exemplary sequential chart has been described respectively during page mode operation of the present invention, the row address comparator circuit (200) of Fig. 7 and Fig. 8 and the operator scheme of precharge control circuit (194).In the example of Fig. 9, suppose that cycle C1, C3 during activation command ACT is when each odd number, C5, C7 and C9 are activated.In addition, also suppose, and activate or order ACT line of input address XADDR " FFFF " by at least two by three activation command ACT line of input address XADDR " 00000 ".
CLK and activation command ACT in the response type start (logic high) clock/activation signal CLK+ACT CMD with a schedule time amount, as shown in Figure 9.So in this exemplary sequential chart, per two clock period start (logic low) clock/activation signal CLK+ACT CMD.When activation command ACT is activated (logic low), row address signal XADDR is transfused to.The first address XADDR1 that is directly inputted to comparer (230) one ends is identical with the row address that outside (for example, from Memory Controller) applies.In fact, between the time that receives row address XADDR and actual time when importing XADDR1 delayed slightly can be arranged to comparer (230) port.
At clock period C1, the first line of input address XADDR1 " 0000 " and the first activation command ACT are imported into an end of comparer (230).When the response first startup command ACT when the period of H1 representative starts (logic high) clock/activation signal CLK+ACT CMD, the first and the 3rd switch (211 and 213) conducting.So, be stored in the other end that address XXXX in second latch (222) is imported into comparer (230), as location XADDR2 previously.Here, address stored is a predetermined initial address XXXX in second latch (222).Meanwhile, current line address XADDR1 " 0000 " is imported into first latch (221).
When clock/activation signal CLK+ACT CMD was under an embargo (logic low) during the period of L1 representative, the first and the 3rd switch (211 and 213) was cut off and second switch (212) is switched on.Therefore, the first line of input address 0000 that deposits in first latch (221) is imported into second latch (222).
Then, import the second activation command ACT and the second line of input address XADDR " 0000 " at clock period C3.When the response second activation command ACT started (logic high) clock/activation signal CLK+ACT CMD, the first and the 3rd switch (211 and 213) was switched on.Like this, the first line of input address 0000 of storage is imported into comparer (230) in second latch (222), with as location XADDR2 previously.
Here, because current address XADDR1 (by second activation command ACT input) and previously location XADDR2 (importing) by the first activation command ACT be similarly " 0000 ", so page-mode mark/PM_FLAG of comparer (230) output low level.
When clock/activation signal CLK+ACT CMD when the period of L2 representative is under an embargo (logic low), second switch (212) is switched on, so the second line of input address 0000 of storage is imported into second latch (222) in first latch (221).As a result, first and second latchs (221 and 222) storages by second activation command AXT input at preceding row address, and when three activation command ACT of input previously location XADDR2 be supplied to comparer (230).
Then, comparer (230) is with location (by second activation command ACT input) and current address XADDR1 (importing by the 3rd activation command ACT) compare previously.Because " 0000 " identical with the 3rd (current) line of input address of " 0000 " in preceding line of input address, so page-mode mark/PM_FLAG keeps starting (maintenance logic " low level ").
Yet, because the 4th line of input address of " FFFF " (by activation command input among the clock period C7) is different from the 3rd line of input address (by clock) (in clock period C5 by the activation command input) of " 0000 ", so page-mode mark/PM_FLAG be under an embargo (logic high).And because the 5th line of input address " FFFF " (by activation command input among the clock period C9) and " FFFF " in preceding line of input address (activation command input in by clock period C7) identical, so page-mode mark/PM_FLAG is by startup (logic low) once more.
In addition, as shown in Figure 9, precharge enabling signal PRECH_EN is being activated schedule time amount after three clock period of each activation command ACT input beginning.Like this, in the example of Fig. 9, precharge enabling signal PRECH_EN response first to the 3rd activation command ACT is activated three times.Yet, when first to the 3rd precharge enabling signal PRECH_EN is activated when (logic " height " level), page-mode marking signal/PM_FLAG is activated (logic " low " level), so precharge control signal/PRCH_CS be under an embargo (logic " height " level).Because precharge control signal/PRCH_CS is under an embargo, so precharge control circuit (194) stops precharge operation.
When the 3rd with charge enable signal PRECH_EN when being activated (logic " height " level), page-mode mark/PM_FLAG is under an embargo (logic " height " level), so precharge control signal/PRCH_CS is activated (logic " low " level).So precharge control circuit (194) starts precharge operation.
In a word, in the preceding row address of the present invention memory access operations identical with the current line address, precharge operation is prevented from, thus the memory access rate when having increased data and being written into/reading storage unit with identical row address.Advantageously, demonstrative circuit described here and the method efficient that improved the page mode operation of semiconductor storage unit with part activation structure.Above-mentioned circuit can reading or write operation increase memory access rate identical row address continuously with method.
Figure 10 is the schematic block diagram that explanation can be implemented accumulator system of the present invention.Accumulator system (1000) comprising: CPU (1001), Memory Controller (1002) and a plurality of memory module (1003).CPU can be processor unit (MPU) or network processing unit (NPU) etc.Each memory module (1003) comprises a plurality of semiconductor storage units such as FCRAMS.CPU (1001) is by first bus system (B1) (for example, control bus, data bus, address bus) is connected to Memory Controller, Memory Controller (1002) is via second bus system (B2) (control bus, data bus, address bus) connected storage module (1003).In the exemplary framework of Figure 10, CPU (1001) control store controller (1002), Memory Controller (1002) control store (1003,1004) is (although it has been generally acknowledged that, CPU can be used for direct control store, does not need to use the Memory Controller of separation).
In the one exemplary embodiment of Figure 10, each memory module (1003) can typical example as a memory bank, and each memory device (1004) of given memory module (1003) can adopt page operation pattern operation of the present invention.In the case, each memory device (1004) logically is divided into a plurality of row pieces, activates framework so that part to be provided, and controls in a manner described so that page operation to be provided then.The control circuit of carrying out the page-mode storage access also can be positioned at memory device (1004).
In a preferred embodiment, the memory device of memory module can have the x8 bit architecture, and the memory device of another memory module can have the x16 bit architecture.Just, the different memory module can adopt different bit architecture operations.
The accumulator system of another embodiment of the present invention can comprise: the semiconductor storage unit of one or more separation (substitute and have the memory module of a plurality of memory devices as shown in figure 10), a CPU (central processing unit) (and not having Memory Controller).In this embodiment, memory device is directly communicated by letter with CPU (central processing unit).
In another embodiment, accumulator system of the present invention can comprise direct one or more semiconductor storage units that separate of communicating by letter with Memory Controller (substitute and have the memory module of a plurality of memory devices as shown in figure 10).In this embodiment, a memory device can have the x8 bit architecture, and another memory device can have the x16 bit architecture.
Although accompanying drawings one exemplary embodiment, but be to be understood that the system and method embodiment that the invention is not restricted to strictness described here, and under the condition that does not deviate from spirit and scope of the invention, those skilled in the art can realize various other variation and modifications.All these type of variations and modification are comprised within the defined scope of the present invention of claims.

Claims (35)

1, the method for data in a kind of access memory spare may further comprise the steps:
Activation is corresponding to first word line of first address, to carry out data access operation;
Receive second address behind first address;
If second address is identical with first address, then generate the page-mode marking signal,, activate second word line simultaneously corresponding to second address to keep state of activation corresponding to first word line of first address, if second address is different with first address, then first word line is by precharge; With
Forbidding of response page mode flag signal, deactivation first and second word lines.
2, method according to claim 1, the step that wherein generates the page-mode marking signal may further comprise the steps:
Use a comparer to be compared with first address in second address, whether identical to determine first address with second address;
If first address is identical with second address, then from comparer output page surface model marking signal.
3, method according to claim 1 wherein keeps the step of the state of activation of first word line to comprise: in activation page mode flag signal, avoid having the precharge operation of first word line of identical address.
4, method according to claim 1, wherein data access operation is a write operation, this method is further comprising the steps of:
Generate write signal; With
Write command signal is postponed the first predetermined time delay.
5, method according to claim 4 also comprises the page-mode marking signal is postponed the second predetermined time, to generate the step of the page-mode marking signal that postpones.
6, method according to claim 5, wherein the page-mode marking signal of Yan Chiing is avoided precharge operation at least one time.
7, method according to claim 1, wherein first address comprises row address.
8, method according to claim 7, wherein first address also comprises row piece selection address.
9, method according to claim 8, wherein the row piece selects the address to comprise column address or row address.
10, a kind of semiconductor storage unit comprises:
The memory cell array that comprises a plurality of storage blocks;
Command decoder is used for command signal decoding, and output has been deciphered command signal to carry out data access operation;
The row address comparer, be used for and compare corresponding to second address that receives after first address of activating first word line and first address, if first address is identical with second address, then generate the page-mode marking signal, if second address is different with first address, then first word line is by precharge;
Precharge control circuit is used to control precharge operation, and precharge control circuit response page mode flag signal wherein prevents to activate the precharge operation of first word line, activates second word line corresponding to second address simultaneously to carry out data access operation; And
The order shifter circuit, be operably connected to the output terminal of command decoder and row address comparer, wherein respond from the page-mode marking signal of row address comparer output, described order shift unit postpones the first predetermined time delay with the write command signal of command decoder output.
11, device according to claim 10, the row address comparer comprises:
Compared with first address in second address, with the device of determining that first address and second address be whether identical;
If first address is identical with second address, then from the device of comparer output page surface model marking signal.
12, device according to claim 10, the clock shift unit of wherein ordering shifter circuit to comprise to postpone write command signal, described clock shift unit comprises a plurality of phase inverters that are connected in series.
13, device according to claim 10, the clock shift unit of wherein ordering shifter circuit to comprise to postpone write command signal, described clock shift unit comprises a plurality of triggers that are connected in series.
14, device according to claim 10 wherein responds write command signal, and described precharge control circuit postpones the second predetermined time delay with the page-mode marking signal, to generate the page-mode marking signal that postpones.
15, device according to claim 14, wherein the page-mode marking signal of Yan Chiing has activated the precharge operation of first word line.
16, device according to claim 10, wherein memory cell array comprises that part activates framework, wherein each storage block is by the independent addressing of the block address that comprises at least two column addresss.
17, device according to claim 16, wherein data access operation comprises page mode operation, in page mode operation, to having one or more memory cell access data of identical row address in identical storage block or the different storage block.
18, device according to claim 17 wherein uses the pulse string mode access data.
19, a kind of accumulator system comprises:
A Memory Controller is used to generate a plurality of orders and address signal; With
Receive first memory module of order and address signal, wherein first memory module comprises first memory spare, and described first memory spare comprises:
A memory cell array that logically is divided into a plurality of storage blocks;
Command decoder is used for command signal decoding, and output has been deciphered command signal to carry out data access operation;
The row address comparer, be used for and compare corresponding to second address that receives after first address of activating first word line and first address, if first address is identical with second address, then generate the page-mode marking signal, if second address is different with first address, then first word line is by precharge;
Precharge control circuit is used to control precharge operation, and precharge control circuit response page mode flag signal wherein prevents to activate the precharge operation of first word line, activates second word line corresponding to second address simultaneously to carry out data access operation; And
The order shifter circuit, be operably connected to the output terminal of command decoder and row address comparer, wherein respond from the page-mode marking signal of row address comparer output, described order shift unit postpones the first predetermined time delay with the write command signal of command decoder output.
20, accumulator system according to claim 19, wherein accumulator system comprises that part activates framework, wherein each storage block of first memory spare is by block address addressing individually.
21, accumulator system according to claim 19, also comprise second memory module that contains second memory spare, wherein first memory spare has first bit architecture, and second memory spare has second bit architecture, and wherein first bit architecture and second bit architecture are inequality.
22, a kind of accumulator system comprises:
Memory Controller is used to generate a plurality of orders and address signal; With
Receive the first memory spare of order and address signal, wherein first memory spare comprises:
The memory cell array that logically is divided into a plurality of storage blocks;
Command decoder is used for command signal decoding, and output has been deciphered command signal to carry out data access operation;
The row address comparer, be used for and compare corresponding to second address that receives after first address of activating first word line and first address, if first address is identical with second address, then generate the page-mode marking signal, if second address is different with first address, then first word line is by precharge;
Precharge control circuit is used to control precharge operation, and precharge control circuit response page mode flag signal wherein prevents to activate the precharge operation of first word line, activates second word line corresponding to second address simultaneously to carry out data access operation; And
The order shifter circuit, be operably connected to the output terminal of command decoder and row address comparer, wherein respond from the page-mode marking signal of row address comparer output, described order shift unit postpones the first predetermined time delay with the write command signal of command decoder output.
23, accumulator system according to claim 22 also comprises second memory spare, and wherein first memory spare has first bit architecture, and second memory spare has second bit architecture.
24, a kind of accumulator system comprises:
CPU (central processing unit) is used to generate a plurality of orders and address signal; With
Receive first memory module of order and address signal, wherein first memory module comprises first memory spare, and described first memory spare comprises:
The memory cell array that logically is divided into a plurality of storage blocks;
Command decoder is used for command signal decoding, and output has been deciphered command signal to carry out data access operation;
The row address comparer, be used for and compare corresponding to second address that receives after first address of activating first word line and first address, if first address is identical with second address, then generate the page-mode marking signal, if second address is different with first address, then first word line is by precharge;
Precharge control circuit is used to control precharge operation, and precharge control circuit response page mode flag signal wherein prevents to activate the precharge operation of first word line, activates second word line corresponding to second address simultaneously to carry out data access operation; And
The order shifter circuit, be operably connected to the output terminal of command decoder and row address comparer, wherein respond from the page-mode marking signal of row address comparer output, described order shift unit postpones the first predetermined time delay with the write command signal of command decoder output.
25, accumulator system according to claim 24 also comprises second memory module that contains second memory spare.
26, accumulator system according to claim 25, wherein first memory spare has first bit architecture, and second memory spare has second bit architecture, and wherein first bit architecture and second bit architecture are inequality.
27, accumulator system according to claim 24, wherein CPU (central processing unit) is network processing unit (NPU).
28, a kind of accumulator system comprises:
CPU (central processing unit) is used to generate a plurality of orders and address signal; With
Receive the first memory spare of order and address signal, wherein first memory has one first bit architecture;
First memory spare comprises:
The memory cell array that logically is divided into a plurality of storage blocks;
Command decoder is used for command signal decoding, and output has been deciphered command signal to carry out data access operation;
The row address comparer, be used for and compare corresponding to second address that receives after first address of activating first word line and first address, if first address is identical with second address, then generate the page-mode marking signal, if second address is different with first address, then first word line is by precharge;
Precharge control circuit is used to control precharge operation, and precharge control circuit response page mode flag signal wherein prevents to activate the precharge operation of first word line, activates second word line corresponding to second address simultaneously to carry out data access operation; And
The order shifter circuit, be operably connected to the output terminal of command decoder and row address comparer, wherein respond from the page-mode marking signal of row address comparer output, described order shift unit postpones the first predetermined time delay with the write command signal of command decoder output.
29, accumulator system according to claim 28 also comprises the second memory spare with second bit architecture, and wherein first bit architecture and second bit architecture are inequality.
30, accumulator system according to claim 28, wherein CPU (central processing unit) is network processing unit (NPU).
31, the method for data in a kind of access memory spare, described memory device comprises the memory array that is divided into a plurality of storage blocks, this method may further comprise the steps:
(a) input first row address and first storage block are selected the address;
(b) select to select first storage block in the memory array of address, activate first word line of selecting first storage block corresponding to first row address to carry out data access operation corresponding to first storage block;
(c) input second row address and second storage block are selected the address;
(d) second row address and first row address are compared, if second row address is identical with first row address, the control signal of first word line precharge is avoided in generation, and select corresponding to second storage block in the memory array of second storage block selection address, and activation is corresponding to second word line of second storage block of having selected of second row address;
(e) when the row address of each row address of importing subsequently and up-to-date input was identical, the retentive control signal was in starting state, avoided deactivation since first word line that has activated previous activation word line, that have identical address with this,
(f) when the row address of row address of importing subsequently and up-to-date input is inequality, forbid control signal, have the word line in preceding activation of identical row address with deactivation.
32, method according to claim 31, wherein first and second to have selected storage block be identical.
33, method according to claim 31, wherein import first row address and first storage block and select the step of address to be included in for first clock period synchronously to import first activation command and first row address and first storage block selection address, this method is further comprising the steps of:
The input first data access order of second clock inter-sync ground and the first alignment address after first clock period; With
In three clock period inter-sync ground input second activation command and second row address and the second storage block selection address of second clock after the cycle.
34, method according to claim 33, wherein the first data access order is a write order, wherein this method is further comprising the steps of:
Write order is postponed first scheduled time slot, and with the activation of delay corresponding to first word line of first row address, and its address of activating before being enabled in is different from the precharge of the word line of first row address.
35, method according to claim 34 comprises that also output delay scheduled time with control signal is to solve the step that is delayed activation of first word line.
CNB2003101007279A 2002-10-07 2003-10-08 Method for accessing data and device and system for using the method Expired - Fee Related CN100495568C (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
KR61042/2002 2002-10-07
KR10-2002-0061042A KR100510491B1 (en) 2002-10-07 2002-10-07 Semiconductor memory device, having partial activation structure, capable page mode operation and Operation method there-of
KR61042/02 2002-10-07
US10/640,146 2003-08-13
US10/640,146 US6826115B2 (en) 2002-10-07 2003-08-13 Circuits and methods for providing page mode operation in semiconductor memory device having partial activation architecture

Publications (2)

Publication Number Publication Date
CN1497607A CN1497607A (en) 2004-05-19
CN100495568C true CN100495568C (en) 2009-06-03

Family

ID=32033010

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2003101007279A Expired - Fee Related CN100495568C (en) 2002-10-07 2003-10-08 Method for accessing data and device and system for using the method

Country Status (4)

Country Link
JP (1) JP2004134069A (en)
CN (1) CN100495568C (en)
DE (1) DE10347055A1 (en)
TW (1) TWI225260B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109872745A (en) * 2017-12-05 2019-06-11 南亚科技股份有限公司 Dynamic random access memory and its operating method

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4646634B2 (en) * 2005-01-05 2011-03-09 ルネサスエレクトロニクス株式会社 Semiconductor device
TWI417894B (en) * 2007-03-21 2013-12-01 Ibm Structure and method of implementing power savings during addressing of dram architectures
US8130576B2 (en) * 2008-06-30 2012-03-06 Intel Corporation Memory throughput increase via fine granularity of precharge management
KR101293225B1 (en) * 2011-04-01 2013-08-05 (주)아토솔루션 Memory and memory reading method
KR101700492B1 (en) * 2012-03-26 2017-01-26 인텔 코포레이션 Timing optimization for memory devices employing error detection coded transactions
KR20140132103A (en) * 2013-05-07 2014-11-17 에스케이하이닉스 주식회사 Memory system, semiconductor memory device and operating method thereof
KR20160002106A (en) * 2014-06-30 2016-01-07 에스케이하이닉스 주식회사 Semiconductor memory device and operation method for the same
KR20160074920A (en) * 2014-12-19 2016-06-29 에스케이하이닉스 주식회사 Memory device
KR102414043B1 (en) * 2015-11-13 2022-06-30 에스케이하이닉스 주식회사 Nonvolatile memory device
KR20170068719A (en) * 2015-12-09 2017-06-20 에스케이하이닉스 주식회사 Semiconductor device and semiconductor system
CN108139992B (en) * 2016-08-09 2020-06-16 华为技术有限公司 Method for accessing storage device and storage device
CN109390006B (en) * 2017-08-10 2021-06-29 旺宏电子股份有限公司 Column decoder and memory system using the same
US20210303215A1 (en) * 2020-03-27 2021-09-30 Etron Technology, Inc. Memory controller, memory, and related memory system
CN115148243A (en) * 2021-03-31 2022-10-04 长鑫存储技术有限公司 Memory circuit, control method and equipment for memory pre-charging
US11705167B2 (en) 2021-03-31 2023-07-18 Changxin Memory Technologies, Inc. Memory circuit, method and device for controlling pre-charging of memory
US11670349B2 (en) 2021-03-31 2023-06-06 Changxin Memory Technologies, Inc. Memory circuit, memory precharge control method and device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109872745A (en) * 2017-12-05 2019-06-11 南亚科技股份有限公司 Dynamic random access memory and its operating method
CN109872745B (en) * 2017-12-05 2021-05-04 南亚科技股份有限公司 Dynamic random access memory and operation method thereof

Also Published As

Publication number Publication date
DE10347055A1 (en) 2004-04-15
CN1497607A (en) 2004-05-19
TW200407906A (en) 2004-05-16
JP2004134069A (en) 2004-04-30
TWI225260B (en) 2004-12-11

Similar Documents

Publication Publication Date Title
CN100495568C (en) Method for accessing data and device and system for using the method
US5748554A (en) Memory and method for sensing sub-groups of memory elements
US7751262B2 (en) High speed DRAM architecture with uniform access latency
JP2894170B2 (en) Memory device
KR100233973B1 (en) Synchronous semiconductor memory device having internal circuitry enabled only when commands are applied in normal sequence
US7782703B2 (en) Semiconductor memory having a bank with sub-banks
EP2276033A1 (en) A high speed dram architecture with uniform access latency
JP2003249077A (en) Semiconductor memory device and its control method
US9218871B2 (en) Semiconductor memory device, information processing system including the same, and controller
JP2008108417A (en) Low power dram and its driving method
US20170255386A1 (en) Magnetic random access memory with dynamic random access memory (dram)-like interface
US6826115B2 (en) Circuits and methods for providing page mode operation in semiconductor memory device having partial activation architecture
US9076512B2 (en) Synchronous nonvolatile memory device and memory system supporting consecutive division addressing DRAM protocol
WO2017052960A1 (en) Technologies for clearing a page of memory
EP1668646B1 (en) Method and apparatus for implicit dram precharge
US9368175B2 (en) Semiconductor memory device receiving multiple commands simultaneously and memory system including the same
EP0847058B1 (en) Improvements in or relating to integrated circuits
JP3267259B2 (en) Semiconductor storage device
US6026041A (en) Semiconductor memory device
US6108265A (en) Semiconductor memory
KR101409629B1 (en) Interlock of read column select and read databus precharge control signals
US5987577A (en) Dual word enable method and apparatus for memory arrays
US20230146544A1 (en) Memory with dqs pulse control circuitry, and associated systems, devices, and methods
KR20030091431A (en) asynchronous semiconductor memory device having minimizied radom access time and method therefore

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090603

Termination date: 20141008

EXPY Termination of patent right or utility model