DE69716997T2 - Gleichzeitiges Lese- und Schreibeverfahren von Daten in einem RAM-Speicher - Google Patents
Gleichzeitiges Lese- und Schreibeverfahren von Daten in einem RAM-SpeicherInfo
- Publication number
- DE69716997T2 DE69716997T2 DE69716997T DE69716997T DE69716997T2 DE 69716997 T2 DE69716997 T2 DE 69716997T2 DE 69716997 T DE69716997 T DE 69716997T DE 69716997 T DE69716997 T DE 69716997T DE 69716997 T2 DE69716997 T2 DE 69716997T2
- Authority
- DE
- Germany
- Prior art keywords
- writing
- data
- ram memory
- simultaneous reading
- simultaneous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/648,792 US5802579A (en) | 1996-05-16 | 1996-05-16 | System and method for simultaneously reading and writing data in a random access memory |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69716997D1 DE69716997D1 (de) | 2002-12-19 |
DE69716997T2 true DE69716997T2 (de) | 2003-07-17 |
Family
ID=24602265
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69716997T Expired - Lifetime DE69716997T2 (de) | 1996-05-16 | 1997-05-16 | Gleichzeitiges Lese- und Schreibeverfahren von Daten in einem RAM-Speicher |
Country Status (3)
Country | Link |
---|---|
US (1) | US5802579A (de) |
EP (1) | EP0807935B1 (de) |
DE (1) | DE69716997T2 (de) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6457177B1 (en) * | 1992-05-01 | 2002-09-24 | Digitalconvergence.Com Inc. | Dual port interactive media system |
JPH1055674A (ja) * | 1996-08-09 | 1998-02-24 | Nec Corp | 半導体記憶装置 |
JPH1173371A (ja) * | 1997-08-28 | 1999-03-16 | Mitsubishi Electric Corp | レジスタのプロテクト回路 |
US5978889A (en) * | 1997-11-05 | 1999-11-02 | Timeplex, Inc. | Multiple device data transfer utilizing a multiport memory with opposite oriented memory page rotation for transmission and reception |
JP3871813B2 (ja) * | 1998-08-10 | 2007-01-24 | 株式会社ルネサステクノロジ | マルチポートメモリ、データプロセッサ及びデータ処理システム |
US6798420B1 (en) * | 1998-11-09 | 2004-09-28 | Broadcom Corporation | Video and graphics system with a single-port RAM |
US6661422B1 (en) | 1998-11-09 | 2003-12-09 | Broadcom Corporation | Video and graphics system with MPEG specific data transfer commands |
US7982740B2 (en) | 1998-11-09 | 2011-07-19 | Broadcom Corporation | Low resolution graphics mode support using window descriptors |
EP1145218B1 (de) | 1998-11-09 | 2004-05-19 | Broadcom Corporation | Anzeigesystem zur mischung von graphischen daten und videodaten |
US6636222B1 (en) | 1999-11-09 | 2003-10-21 | Broadcom Corporation | Video and graphics system with an MPEG video decoder for concurrent multi-row decoding |
US6573905B1 (en) | 1999-11-09 | 2003-06-03 | Broadcom Corporation | Video and graphics system with parallel processing of graphics windows |
US6853385B1 (en) * | 1999-11-09 | 2005-02-08 | Broadcom Corporation | Video, audio and graphics decode, composite and display system |
US6768774B1 (en) | 1998-11-09 | 2004-07-27 | Broadcom Corporation | Video and graphics system with video scaling |
US9668011B2 (en) | 2001-02-05 | 2017-05-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Single chip set-top box system |
US6144604A (en) * | 1999-11-12 | 2000-11-07 | Haller; Haggai Haim | Simultaneous addressing using single-port RAMs |
US20020085525A1 (en) * | 2000-12-28 | 2002-07-04 | Junpei Ikegawa | Wireless transmission system |
US6976114B1 (en) | 2001-01-25 | 2005-12-13 | Rambus Inc. | Method and apparatus for simultaneous bidirectional signaling in a bus topology |
US6917536B1 (en) | 2002-09-13 | 2005-07-12 | Lattice Semiconductor Corporation | Memory access circuit and method for reading and writing data with the same clock signal |
US8063916B2 (en) | 2003-10-22 | 2011-11-22 | Broadcom Corporation | Graphics layer reduction for video composition |
JP2005259320A (ja) * | 2004-03-15 | 2005-09-22 | Nec Electronics Corp | パーシャル・デュアル・ポート・メモリ及び該メモリを用いた電子機器 |
JP2005259321A (ja) * | 2004-03-15 | 2005-09-22 | Nec Electronics Corp | フレキシブル・マルチエリア・メモリ及び該メモリを用いた電子機器 |
US7417907B1 (en) * | 2004-12-23 | 2008-08-26 | Sun Microsystems, Inc. | Systems and methods for resolving memory address collisions |
JP2007226380A (ja) * | 2006-02-22 | 2007-09-06 | Ricoh Co Ltd | 不揮発性メモリカード |
US7665003B2 (en) * | 2006-12-15 | 2010-02-16 | Qualcomm Incorporated | Method and device for testing memory |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4573116A (en) * | 1983-12-20 | 1986-02-25 | Honeywell Information Systems Inc. | Multiword data register array having simultaneous read-write capability |
JP2615088B2 (ja) * | 1987-11-06 | 1997-05-28 | 株式会社日立製作所 | 半導体記憶装置 |
US4933909A (en) * | 1988-12-19 | 1990-06-12 | Bull Hn Information Systems Inc. | Dual read/write register file memory |
US5001671A (en) * | 1989-06-27 | 1991-03-19 | Vitelic Corporation | Controller for dual ported memory |
WO1991007754A1 (en) * | 1989-11-13 | 1991-05-30 | Cray Research, Inc. | Read-while-write-memory |
US5371877A (en) * | 1991-12-31 | 1994-12-06 | Apple Computer, Inc. | Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory |
JP4018159B2 (ja) * | 1993-06-28 | 2007-12-05 | 株式会社ルネサステクノロジ | 半導体集積回路 |
US5375089A (en) * | 1993-10-05 | 1994-12-20 | Advanced Micro Devices, Inc. | Plural port memory system utilizing a memory having a read port and a write port |
US5479128A (en) * | 1994-03-16 | 1995-12-26 | Industrial Technology Research Institute | Single ram multiple-delay variable delay circuit |
US5666494A (en) * | 1995-03-31 | 1997-09-09 | Samsung Electronics Co., Ltd. | Queue management mechanism which allows entries to be processed in any order |
US5568443A (en) * | 1995-09-08 | 1996-10-22 | Smithills Multimedia Systems, Inc. | Combination dual-port random access memory and multiple first-in-first-out (FIFO) buffer memories |
-
1996
- 1996-05-16 US US08/648,792 patent/US5802579A/en not_active Expired - Lifetime
-
1997
- 1997-05-16 EP EP97107981A patent/EP0807935B1/de not_active Expired - Lifetime
- 1997-05-16 DE DE69716997T patent/DE69716997T2/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5802579A (en) | 1998-09-01 |
DE69716997D1 (de) | 2002-12-19 |
EP0807935A3 (de) | 1998-11-04 |
EP0807935A2 (de) | 1997-11-19 |
EP0807935B1 (de) | 2002-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69716997T2 (de) | Gleichzeitiges Lese- und Schreibeverfahren von Daten in einem RAM-Speicher | |
SG40873A1 (en) | Method for reading and restoring data in a data storage element | |
DE69738626D1 (de) | Eindrucken von identifikationsinformation in digitalen daten und auslesen derselben | |
DE69502169T2 (de) | Verfahren zum Einschreiben von Daten in einen Speicher und entsprechender elektrisch-programmierbarer Speicher | |
DE69630758D1 (de) | Ferroelektrischer Speicher und Datenleseverfahren von diesem Speicher | |
DE69531093D1 (de) | Lese- und Wiederherstellungsverfahren eines Mehrzustand-DRAM-Speichers | |
GB2285528B (en) | A memory element and a method of storing information therein | |
DE69828564D1 (de) | Kombinierter nichtflüchtiger programm-/datenspeicher für gleichzeitiges lesen von programmen und schreiben von daten | |
DE69610662D1 (de) | DIMM Hochleistungsspeicher mit einem Datenspeicher und einem Zustandsspeicher | |
GB2294562B (en) | Memory card and recording,reproducing and erasing method using the same | |
DE68927142T2 (de) | Verriegelungs- und Lese-Minimierung in einem segmentierten Speicherraum | |
DE69324706T2 (de) | Methode zum Löschen von Daten in einem nichtflüchtigen Halbleiterspeicher | |
DE3889480T2 (de) | Blockorganisierter RAM-Speicher, fähig, um in einer Blockzugriffszeit Daten zu Lesen, zu Schreiben und Aufzufrischen. | |
DE69520265T2 (de) | Ferroelektrische Speicherzelle und ihre Lese- und Schreibeverfahren | |
DE69820164D1 (de) | Speichervorrichtung sowie Datenlese- und Schreibverfahren | |
DE69716844D1 (de) | Datenschreibverfahren in einer ferroelektrischen Speicherzelle vom Ein-Transistor-Typ | |
DE69619794D1 (de) | Speicherzelle zum lesen und schreiben einer registerbank | |
JPS54121029A (en) | Information memory and information memory forming and writing and reading method | |
DE69218053D1 (de) | Speicherkarte zur Zählung von Daten und Lesevorrichtung | |
NO963219D0 (no) | Enhet innbefattende datalagerkort og skrive/lese-apparat | |
DE69734814D1 (de) | Lcd-steuerung mit aktualisierung von in einem ram-speicher gespeicherten daten | |
DE69320257T2 (de) | Verfahren und Anordnung zum Einschreiben und Auslesen in einem Speicher | |
DE50001810D1 (de) | Datenspeicher und verfahren zum schreiben von information in einen datenspeicher | |
KR960008843A (ko) | 레이머-드랩 효과를 이용하는 비-파괴성 판독 강유전성 메모리 셀과 데이타 저장 및 복구 방법 | |
DE59404539D1 (de) | Datenlese- und -schreibeinrichtung in einem fahrzeug |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: WITTE, WELLER & PARTNER, 70178 STUTTGART |