US20100277964A1 - Multi-bank memory - Google Patents

Multi-bank memory Download PDF

Info

Publication number
US20100277964A1
US20100277964A1 US12/838,835 US83883510A US2010277964A1 US 20100277964 A1 US20100277964 A1 US 20100277964A1 US 83883510 A US83883510 A US 83883510A US 2010277964 A1 US2010277964 A1 US 2010277964A1
Authority
US
United States
Prior art keywords
memory
memory device
cores
bank
banks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/838,835
Inventor
Brian M. Shirley
David R. Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/838,835 priority Critical patent/US20100277964A1/en
Publication of US20100277964A1 publication Critical patent/US20100277964A1/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1042Read-write modes for single port memories, i.e. having either a random port or a serial port using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408Address circuits
    • G11C11/4087Address decoders, e.g. bit - or word line decoders; Multiple line decoders
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4091Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4097Bit-line organisation, e.g. bit-line layout, folded bit lines
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065Differential amplifiers of latching type
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18Bit line organisation; Bit line lay-out
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/002Isolation gates, i.e. gates coupling bit lines to the sense amplifier
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/005Transfer gates, i.e. gates coupling the sense amplifier output to data lines, I/O lines or global bit lines

Definitions

  • the present invention relates generally to memory devices, and in particular, the present invention relates to memory devices having multiple banks.
  • DRDRAMs Direct Rambus Dynamic Random Access Memories, hereinafter referred to as DRDRAMs, are very fast, highly pipelined memory devices that are becoming an industry standard in high speed processing systems. DRDRAMs include a considerable amount of internal circuitry that supports the pipelined architecture so as to provide for very high communication bandwidths at the device boundary. DRDRAM sustained data transfer rates exceed 1 GB/s.
  • DRDRAMs like most commercially available memories, include memory cells that are arranged in rows and columns. Unlike many commercially available memories, however, DRDRAMs are multi-bank devices that have memory cells logically arranged into banks that can be independently accessed. This results in multiple banks within each DRDRAM, each including a number of memory cells. Gathering the memory cells into banks, and allowing different banks to undergo separate operations simultaneously, increases the overall data transfer rate of the device.
  • Each bank is associated with one or more sense amplifiers that function to read data from, and write data to, the memory cells within the bank.
  • the sense amplifiers serve as a data communications bridge between the banks of memory cells and the data buses external to the device.
  • Banks are separately activated, possibly simultaneously, or overlapping in time, prior to a read or write operation. When a bank is activated, it communicates with one or more sense amplifiers. When the read or write operation is complete, the bank is deactivated, and the sense amplifiers are precharged, which readies the sense amplifiers for another operation.
  • DRDRAMs examples include: “Rambus Direct RDRAM 128/144-Mbit (256k ⁇ 16/18 ⁇ 32s) Preliminary Information,” Document DL0059, V1.11, June 2000; and “Rambus Direct RDRAM 256/288-Mbit (1Mx16/18 ⁇ 16d) Preliminary Information,” Document DL0105, V 1.1, August 2000. The contents of the aforementioned documents are hereby incorporated by reference.
  • FIG. 1 shows a prior art multi-bank memory device.
  • Memory device 100 includes memory cells arranged in rows and columns. Each column is shown as a vertical strip of memory cells, and each row is shown as a horizontal strip of memory cells.
  • strip 102 is a column that includes memory cells 120 , 124 , and 128
  • strip 104 is a column that includes memory cells 130 , 134 , and 138 .
  • each column corresponds to a single bank of memory cores.
  • memory cores 120 , 124 , and 128 of strip 102 are part of Bank 0
  • memory cores 130 , 134 , and 136 of strip 104 are part of Bank 1 .
  • strips 106 and 108 contain similar memory cells, such as 131 , to form bank 2 and bank n ⁇ 1 respectively.
  • memory device 100 is arranged into “n” banks labeled Bank 0 through Bank (n ⁇ 1).
  • Each bank shares sense amplifiers with at least one other bank.
  • sense amplifiers 140 , 142 , and 144 are shared between memory cores in Bank 0 and memory cores in Bank 1
  • sense amplifiers 146 , 148 , and 150 are shared between memory cores in Bank 1 and memory cores in Bank 2 .
  • Local row decoders are arranged within the array of memory cores. Each local row decoder provides wordline addressing to memory cores in close proximity. For example, in FIG. 1 , each of row decoders 122 and 126 provide row decoding for one or more of the memory cores in strip 102 . Similarly, row decoders 132 and 163 provide row decoding for one or more of the memory cores in strip 104 .
  • Column decoding in contrast to row decoding, is performed globally. Column decode lines driven by column decoders typically traverse an entire row of memory cores, rather than only memory cores nearby.
  • column decoder 110 drives column decode lines 160 shown schematically in FIG. 1 as an arrow.
  • One or more of column decode lines 160 traverse multiple memory cells of the row to enable sense amplifiers within the row across from the column decoder.
  • a column decode line that enables sense amplifiers 146 to read from memory core 131 in Bank 2 will typically travel over, under, or past memory cores 120 and 130 from Banks 0 and 1 , respectively.
  • column decode lines that traverse memory cores from multiple banks can be problematic, in part because column decode lines addressed to one bank can cause electrical noise in memory cores of other banks being accessed. If noise is great enough, data errors can result.
  • FIG. 2 shows a prior art sense amplifier suitable for use in a multi-bank memory.
  • Sense amplifier 200 includes N-sense amplifier 202 and P-sense amplifier 204 coupled between sense nodes 232 and 234 , isolation transistors 206 A, 206 B, 208 A, and 208 B, column decode transistors 210 and 212 , and bank select transistors 216 and 218 .
  • Sense nodes 232 and 234 are coupled to input output (I/O) lines 224 and 222 through the column decode and bank select transistors.
  • a column decode signal (Y-GATE) on node 214 is coupled to column decode transistors 210 and 212 , and a bank select signal (BANK) on node 220 is coupled to bank select transistors 216 and 218 .
  • Other column decode lines 230 driven by the column decoder 110 ( FIG. 1 ) pass nearby sense amplifier 200 .
  • Other column decode lines 230 are coupled to other sense amplifiers (not shown) in the same manner that Y-GATE is coupled to sense amplifier 200 on node 214 .
  • sense amplifier 200 When data from a memory core either to the left or right of sense amplifier 200 is to be read, the appropriate isolation transistors are turned on by either signal ISOL or ISOR, and the N-sense and P-sense amplifiers are activated using signals NLAT and ACT, respectively. The data value (and its complement) being read appears on sense nodes 232 and 234 . When both the column decode signal (Y-GATE) on node 214 and the bank select signal (BANK) on node 220 are asserted, transistors 210 , 212 , 216 , and 218 turn on and couple sense amplifier 200 to I/O lines 222 and 224 .
  • Y-GATE column decode signal
  • BANK bank select signal
  • sense amplifier 200 When sense amplifier 200 is used in a multi-bank memory device that allows simultaneous operations among banks, the other column decode lines 230 can be actively changing during the operation of sense amplifier 200 , causing noise that can potentially cause a data error. For example, referring now back to FIG. 1 , if sense amplifier 140 is sensing data from memory core 120 in bank 0 while a column decode line addressing sense amplifier 146 is changing, a data error in sense amplifier 140 can result. As memory devices become larger, and more banks are added, the problem becomes worse.
  • FIG. 1 is a diagram of a prior art multi-bank memory device.
  • FIG. 2 is a diagram of a prior art sense amplifier.
  • FIG. 4 is a diagram of a sense amplifier in accordance with the present invention.
  • FIG. 5 is a diagram of a processing system in accordance with the present invention.
  • FIG. 3 shows a multi-bank memory device in accordance with the present invention.
  • Memory device 300 includes memory cells arranged in rows and columns. Each column is shown as a vertical strip of memory cells, and each row is shown as a horizontal strip of memory cells.
  • strip 302 is a column that includes memory cells 320 , 324 , and 328 (and similarly strips 304 , 306 and 308 include memory cells such as 331 , 334 and 338 ), and strip 370 is a row that includes memory cells 320 and 330 .
  • memory device 100 is arranged into “n” banks labeled Bank 0 through Bank (n ⁇ 1).
  • Each row in memory device 300 includes memory cores from two banks interleaved together.
  • strip 370 includes memory cores from Bank 0 and Bank 1 alternating across the strip.
  • strip 372 includes memory cores from Bank 2 interleaved with memory cores from Bank 3 .
  • column decode lines driven by column decoders typically traverse an entire row of memory cores, rather than only memory cores nearby.
  • column decoder 310 drives column decode lines 360 shown schematically in FIG. 3 as an arrow.
  • One or more of column decode lines 360 traverse multiple memory cells of the row to enable sense amplifiers within the row across from the column decoder.
  • a column decode line that enables sense amplifiers 346 to read from memory core 331 in Bank 0 will typically travel over, under, or past memory cores 320 and 330 from Banks 0 and 1 , respectively.
  • sense amplifiers 344 and 350 may read from memory cores in Banks n or n ⁇ 1.
  • Multi-bank memory device 300 is useful in part because each row includes memory cores from banks that cannot be simultaneously accessed. For example, memory cores from Bank 0 and Bank 1 are interleaved in a single row. Because memory cores from Bank 0 and Bank 1 share sense amplifiers, they cannot be simultaneously accessed. Banks in other rows, however, may be accessed at the same time or overlapping in time with an access of memory cores in Bank 0 or Bank 1 .
  • Each row has at least one column decoder dedicated thereto. For example, row 370 has column decoder 310 dedicated thereto. Because each row supports only one access at a time, column decode lines driven by each column decoder change only during an access to that particular row, and the noise problem associated with memory device 100 ( FIG. 1 ) is avoided.
  • Multi-bank memory device 300 is arranged as a two dimensional array of memory cores.
  • One dimension of the array includes strips of memory cores, each strip having interleaved memory cores from two separate banks.
  • the other dimension of the array contains strips that do not include memory cores from common banks.
  • each strip that includes interleaved memory cores from two banks is situated in a row, and strips that do not include memory cores from common banks are situated in columns.
  • columns include interleaved memory cores rather than rows.
  • Other column decode lines 430 driven by the column decoder pass nearby sense amplifier 400 .
  • Other column decode lines 430 are coupled to other sense amplifiers (not shown) in the same manner that Y-GATE is coupled to sense amplifier 400 on node 414 . Because each row includes interleaved memory cores from two banks, the sense amplifiers in the same row as sense amplifier 400 access memory cores from the same two banks as sense amplifier 400 . As a result, other column decode lines 430 are not changing when sense amplifier 400 is sensing.
  • sense amplifier 400 In operation, when data from a memory core either to the left or right of sense amplifier 400 is to be read, the appropriate isolation transistors are turned on by either signal ISOL or ISOR, and the N-sense and P-sense amplifiers are activated using signals NLAT and ACT, respectively. The data value (and its complement) being read appears on sense nodes 432 and 434 . When the column decode signal (Y-GATE) on node 414 is asserted, transistors 410 and 412 turn on and couple sense amplifier 400 to I/O lines 422 and 424 .
  • Y-GATE column decode signal
  • Sense amplifier 400 does not include bank select transistors such as bank select transistors 216 and 218 ( FIG. 2 ). This is because each row only includes memory cores from two banks that cannot be simultaneously accessed, and there is no need to identify which bank is being accessed with a bank decode signal. As a result, sense amplifier 400 can be made significantly smaller than sense amplifier 200 ( FIG. 2 ).
  • Node 414 and other column decode lines 430 are conductors that run substantially parallel to a row of memory cores and sense amplifiers.
  • column decode lines 160 run substantially parallel to row 370 .
  • the conductors can be made from metal, poly, or any other suitable material.
  • the column decode lines can be dedicated to a single metal layer.
  • the column decode lines can be buried on poly layers.
  • FIG. 5 is a diagram of a processing system in accordance with the present invention.
  • System 500 includes processor 505 and memory device 510 .
  • Memory device 510 includes memory array 515 , address circuitry 520 , and read circuitry 530 , and is coupled to processor 505 by address bus 535 , data bus 540 , and control bus 545 .
  • Memory array 515 includes memory cells and circuits arranged in accordance with those embodiments discussed above with reference to FIGS. 3 and 4 .
  • Memory device 510 is typically mounted on a motherboard.
  • Processor 505 through address bus 535 , data bus 540 , and control bus 545 communicates with memory device 510 .
  • address information, data information, and control information are provided to memory device 510 through busses 535 , 540 , and 545 . This information is decoded by addressing circuitry 520 and read circuitry 530 . Successful completion of the read operation results in information from memory array 515 being communicated to processor 505 over data bus 540 .
  • a multi-bank memory device has been described that includes rows and columns of memory cores. Each row includes memory cores from one bank interleaved with memory cores from another bank. Banks in different rows can be simultaneously accessed without noise coupling from one access to the other.
  • a memory device in one embodiment, includes a plurality of banks, each including a plurality of memory cores, and also includes a plurality of sense amplifiers shared among memory cores of different ones of the plurality of banks.
  • the memory cores from two of the different ones of the plurality of banks are interleaved in a strip with the plurality of shared sense amplifiers.
  • an integrated circuit in another embodiment, includes an array of memory cores having a first dimension and a second dimension, where a strip of memory cores in the first dimension includes memory cores from a first bank interleaved with memory cores from a second bank.
  • a plurality of sense amplifiers are arranged between memory cores from the first bank and memory cores from the second bank.
  • a computer system in another embodiment, includes a processor and a memory device coupled to the processor.
  • the memory device includes a plurality of rows and columns of memory cores, and also includes a plurality of sense amplifiers positioned between memory cores within each row, wherein every other memory core within each row is assigned to a bank.

Abstract

A multi-bank memory device includes rows and columns of memory cores. Each row includes memory cores from one bank interleaved with memory cores from another bank. Banks in different rows can be simultaneously accessed.

Description

    CROSS REFERENCES TO RELATED APPLICATIONS
  • This application is a Continuation of U.S. application Ser. No. 11/861,959, filed Sep. 26, 2007, which is a Continuation of U.S. application Ser. No. 11/379,194, filed on Apr. 18, 2006, now issued as U.S. Pat. No. 7,292,497, which is a Continuation of U.S. application Ser. No. 09/809,586, filed on Mar. 15, 2001, now issued as U.S. Pat. No. 7,088,604; the specifications of which are hereby incorporated by reference in their entirety.
  • TECHNICAL FIELD OF THE INVENTION
  • The present invention relates generally to memory devices, and in particular, the present invention relates to memory devices having multiple banks.
  • BACKGROUND OF THE INVENTION
  • Direct Rambus Dynamic Random Access Memories, hereinafter referred to as DRDRAMs, are very fast, highly pipelined memory devices that are becoming an industry standard in high speed processing systems. DRDRAMs include a considerable amount of internal circuitry that supports the pipelined architecture so as to provide for very high communication bandwidths at the device boundary. DRDRAM sustained data transfer rates exceed 1 GB/s.
  • DRDRAMs, like most commercially available memories, include memory cells that are arranged in rows and columns. Unlike many commercially available memories, however, DRDRAMs are multi-bank devices that have memory cells logically arranged into banks that can be independently accessed. This results in multiple banks within each DRDRAM, each including a number of memory cells. Gathering the memory cells into banks, and allowing different banks to undergo separate operations simultaneously, increases the overall data transfer rate of the device.
  • Each bank is associated with one or more sense amplifiers that function to read data from, and write data to, the memory cells within the bank. The sense amplifiers serve as a data communications bridge between the banks of memory cells and the data buses external to the device. Banks are separately activated, possibly simultaneously, or overlapping in time, prior to a read or write operation. When a bank is activated, it communicates with one or more sense amplifiers. When the read or write operation is complete, the bank is deactivated, and the sense amplifiers are precharged, which readies the sense amplifiers for another operation.
  • Examples of DRDRAMs are described in: “Rambus Direct RDRAM 128/144-Mbit (256k×16/18×32s) Preliminary Information,” Document DL0059, V1.11, June 2000; and “Rambus Direct RDRAM 256/288-Mbit (1Mx16/18×16d) Preliminary Information,” Document DL0105, V 1.1, August 2000. The contents of the aforementioned documents are hereby incorporated by reference.
  • FIG. 1 shows a prior art multi-bank memory device. Memory device 100 includes memory cells arranged in rows and columns. Each column is shown as a vertical strip of memory cells, and each row is shown as a horizontal strip of memory cells. For example, strip 102 is a column that includes memory cells 120, 124, and 128, and strip 104 is a column that includes memory cells 130, 134, and 138. In memory device 100, each column corresponds to a single bank of memory cores. For example, memory cores 120, 124, and 128 of strip 102 are part of Bank 0, and memory cores 130, 134, and 136 of strip 104 are part of Bank 1. In similar fashion, strips 106 and 108 contain similar memory cells, such as 131, to form bank 2 and bank n−1 respectively. As shown in FIG. 1, memory device 100 is arranged into “n” banks labeled Bank 0 through Bank (n−1).
  • Each bank shares sense amplifiers with at least one other bank. For example, sense amplifiers 140, 142, and 144 are shared between memory cores in Bank 0 and memory cores in Bank 1, and sense amplifiers 146, 148, and 150 are shared between memory cores in Bank 1 and memory cores in Bank 2.
  • Local row decoders are arranged within the array of memory cores. Each local row decoder provides wordline addressing to memory cores in close proximity. For example, in FIG. 1, each of row decoders 122 and 126 provide row decoding for one or more of the memory cores in strip 102. Similarly, row decoders 132 and 163 provide row decoding for one or more of the memory cores in strip 104.
  • Column decoding, in contrast to row decoding, is performed globally. Column decode lines driven by column decoders typically traverse an entire row of memory cores, rather than only memory cores nearby. For example, column decoder 110 drives column decode lines 160 shown schematically in FIG. 1 as an arrow. One or more of column decode lines 160 traverse multiple memory cells of the row to enable sense amplifiers within the row across from the column decoder. For example, a column decode line that enables sense amplifiers 146 to read from memory core 131 in Bank 2 will typically travel over, under, or past memory cores 120 and 130 from Banks 0 and 1, respectively.
  • In memory devices that allow simultaneous access to multiple banks, such as DRDRAMs, column decode lines that traverse memory cores from multiple banks can be problematic, in part because column decode lines addressed to one bank can cause electrical noise in memory cores of other banks being accessed. If noise is great enough, data errors can result.
  • FIG. 2 shows a prior art sense amplifier suitable for use in a multi-bank memory. Sense amplifier 200 includes N-sense amplifier 202 and P-sense amplifier 204 coupled between sense nodes 232 and 234, isolation transistors 206A, 206B, 208A, and 208B, column decode transistors 210 and 212, and bank select transistors 216 and 218. Sense nodes 232 and 234 are coupled to input output (I/O) lines 224 and 222 through the column decode and bank select transistors. A column decode signal (Y-GATE) on node 214 is coupled to column decode transistors 210 and 212, and a bank select signal (BANK) on node 220 is coupled to bank select transistors 216 and 218. Other column decode lines 230 driven by the column decoder 110 (FIG. 1) pass nearby sense amplifier 200. Other column decode lines 230 are coupled to other sense amplifiers (not shown) in the same manner that Y-GATE is coupled to sense amplifier 200 on node 214.
  • The operation of sense amplifier 200 is well known. When data from a memory core either to the left or right of sense amplifier 200 is to be read, the appropriate isolation transistors are turned on by either signal ISOL or ISOR, and the N-sense and P-sense amplifiers are activated using signals NLAT and ACT, respectively. The data value (and its complement) being read appears on sense nodes 232 and 234. When both the column decode signal (Y-GATE) on node 214 and the bank select signal (BANK) on node 220 are asserted, transistors 210, 212, 216, and 218 turn on and couple sense amplifier 200 to I/ O lines 222 and 224.
  • When sense amplifier 200 is used in a multi-bank memory device that allows simultaneous operations among banks, the other column decode lines 230 can be actively changing during the operation of sense amplifier 200, causing noise that can potentially cause a data error. For example, referring now back to FIG. 1, if sense amplifier 140 is sensing data from memory core 120 in bank 0 while a column decode line addressing sense amplifier 146 is changing, a data error in sense amplifier 140 can result. As memory devices become larger, and more banks are added, the problem becomes worse.
  • For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for alternate multi-bank memory devices.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a diagram of a prior art multi-bank memory device.
  • FIG. 2 is a diagram of a prior art sense amplifier.
  • FIG. 3 is a diagram of a multi-bank memory device of the present invention.
  • FIG. 4 is a diagram of a sense amplifier in accordance with the present invention.
  • FIG. 5 is a diagram of a processing system in accordance with the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
  • FIG. 3 shows a multi-bank memory device in accordance with the present invention. Memory device 300 includes memory cells arranged in rows and columns. Each column is shown as a vertical strip of memory cells, and each row is shown as a horizontal strip of memory cells. For example, strip 302 is a column that includes memory cells 320, 324, and 328 (and similarly strips 304, 306 and 308 include memory cells such as 331, 334 and 338), and strip 370 is a row that includes memory cells 320 and 330. As shown in FIG. 1, memory device 100 is arranged into “n” banks labeled Bank 0 through Bank (n−1).
  • Each row in memory device 300 includes memory cores from two banks interleaved together. For example, strip 370 includes memory cores from Bank 0 and Bank 1 alternating across the strip. Also for example, strip 372 includes memory cores from Bank 2 interleaved with memory cores from Bank 3.
  • Each row includes sense amplifiers that are shared between two banks of memory cores. For example, sense amplifiers 340 and 346 are shared between memory cores in Bank 0 and memory cores in Bank 1, and sense amplifiers 342 and 348 are shared between memory cores in Bank 2 and memory cores in Bank 3.
  • Local row decoders are arranged within the array of memory cores. Each local row decoder provides wordline addressing to memory cores in close proximity. For example, in FIG. 3, each of row decoders 322 and 326 provide row decoding for one or more of the memory cores in strip 302, while row decoders 332 and 336 provide similarly for strip 304. In some embodiments, row decoders are shared among multiple memory cores, with latches and row drivers dedicated to each bank. For example, in the embodiment of FIG. 3, row decoders can be shared between Bank 0 and Bank 2. In operation, each of these row decoders performs a row decode operation, and the result is steered into a latch for Bank 0 or a latch for Bank 2.
  • Column decode lines driven by column decoders typically traverse an entire row of memory cores, rather than only memory cores nearby. For example, column decoder 310 drives column decode lines 360 shown schematically in FIG. 3 as an arrow. One or more of column decode lines 360 traverse multiple memory cells of the row to enable sense amplifiers within the row across from the column decoder. For example, a column decode line that enables sense amplifiers 346 to read from memory core 331 in Bank 0 will typically travel over, under, or past memory cores 320 and 330 from Banks 0 and 1, respectively. In similar fashion, sense amplifiers 344 and 350 may read from memory cores in Banks n or n−1.
  • Multi-bank memory device 300 is useful in part because each row includes memory cores from banks that cannot be simultaneously accessed. For example, memory cores from Bank 0 and Bank 1 are interleaved in a single row. Because memory cores from Bank 0 and Bank 1 share sense amplifiers, they cannot be simultaneously accessed. Banks in other rows, however, may be accessed at the same time or overlapping in time with an access of memory cores in Bank 0 or Bank 1. Each row has at least one column decoder dedicated thereto. For example, row 370 has column decoder 310 dedicated thereto. Because each row supports only one access at a time, column decode lines driven by each column decoder change only during an access to that particular row, and the noise problem associated with memory device 100 (FIG. 1) is avoided.
  • Multi-bank memory device 300 is arranged as a two dimensional array of memory cores. One dimension of the array includes strips of memory cores, each strip having interleaved memory cores from two separate banks. The other dimension of the array contains strips that do not include memory cores from common banks. In the embodiment shown in FIG. 3, each strip that includes interleaved memory cores from two banks is situated in a row, and strips that do not include memory cores from common banks are situated in columns. In other embodiments, columns include interleaved memory cores rather than rows.
  • FIG. 4 shows a sense amplifier in accordance with the present invention. Sense amplifier 400 includes N-sense amplifier 402 and P-sense amplifier 404 coupled between sense nodes 432 and 434, isolation transistors 406A, 406B, 408A, and 408B, and column decode transistors 410 and 412. Sense nodes 432 and 434 are coupled to input output (I/O) lines 424 and 422 through the column decode transistors. A column decode signal (Y-GATE) on node 414 is coupled to column decode transistors 410 and 412.
  • Other column decode lines 430 driven by the column decoder pass nearby sense amplifier 400. Other column decode lines 430 are coupled to other sense amplifiers (not shown) in the same manner that Y-GATE is coupled to sense amplifier 400 on node 414. Because each row includes interleaved memory cores from two banks, the sense amplifiers in the same row as sense amplifier 400 access memory cores from the same two banks as sense amplifier 400. As a result, other column decode lines 430 are not changing when sense amplifier 400 is sensing.
  • In operation, when data from a memory core either to the left or right of sense amplifier 400 is to be read, the appropriate isolation transistors are turned on by either signal ISOL or ISOR, and the N-sense and P-sense amplifiers are activated using signals NLAT and ACT, respectively. The data value (and its complement) being read appears on sense nodes 432 and 434. When the column decode signal (Y-GATE) on node 414 is asserted, transistors 410 and 412 turn on and couple sense amplifier 400 to I/ O lines 422 and 424.
  • Sense amplifier 400 does not include bank select transistors such as bank select transistors 216 and 218 (FIG. 2). This is because each row only includes memory cores from two banks that cannot be simultaneously accessed, and there is no need to identify which bank is being accessed with a bank decode signal. As a result, sense amplifier 400 can be made significantly smaller than sense amplifier 200 (FIG. 2).
  • Node 414 and other column decode lines 430 are conductors that run substantially parallel to a row of memory cores and sense amplifiers. For example, referring now back to FIG. 3, column decode lines 160 run substantially parallel to row 370. The conductors can be made from metal, poly, or any other suitable material. For example, in a two-layer metal process, the column decode lines can be dedicated to a single metal layer. Also for example, in a single layer metal process, the column decode lines can be buried on poly layers.
  • FIG. 5 is a diagram of a processing system in accordance with the present invention. System 500 includes processor 505 and memory device 510. Memory device 510 includes memory array 515, address circuitry 520, and read circuitry 530, and is coupled to processor 505 by address bus 535, data bus 540, and control bus 545. Memory array 515 includes memory cells and circuits arranged in accordance with those embodiments discussed above with reference to FIGS. 3 and 4.
  • Memory device 510 is typically mounted on a motherboard. Processor 505, through address bus 535, data bus 540, and control bus 545 communicates with memory device 510. In a read operation initiated by processor 505, address information, data information, and control information are provided to memory device 510 through busses 535, 540, and 545. This information is decoded by addressing circuitry 520 and read circuitry 530. Successful completion of the read operation results in information from memory array 515 being communicated to processor 505 over data bus 540.
  • CONCLUSION
  • A multi-bank memory device has been described that includes rows and columns of memory cores. Each row includes memory cores from one bank interleaved with memory cores from another bank. Banks in different rows can be simultaneously accessed without noise coupling from one access to the other.
  • In one embodiment, a memory device includes a plurality of banks, each including a plurality of memory cores, and also includes a plurality of sense amplifiers shared among memory cores of different ones of the plurality of banks. The memory cores from two of the different ones of the plurality of banks are interleaved in a strip with the plurality of shared sense amplifiers.
  • In another embodiment, an integrated circuit includes an array of memory cores having a first dimension and a second dimension, where a strip of memory cores in the first dimension includes memory cores from a first bank interleaved with memory cores from a second bank. In this embodiment, a plurality of sense amplifiers are arranged between memory cores from the first bank and memory cores from the second bank.
  • In another embodiment, a computer system includes a processor and a memory device coupled to the processor. The memory device includes a plurality of rows and columns of memory cores, and also includes a plurality of sense amplifiers positioned between memory cores within each row, wherein every other memory core within each row is assigned to a bank.
  • Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.

Claims (20)

1. A memory device comprising:
memory cores from different banks interleaved in a strip in an alternating fashion; and
sense amplifiers shared between the different banks.
2. The memory device of claim 1, wherein memory cores from different banks interleaved within rows in an alternating fashion.
3. The memory device of claim 1, wherein memory cores from different banks interleaved within columns in an alternating fashion.
4. The memory device of claim 1, wherein sense amplifiers are shared between two different banks in the strip.
5. The memory device of claim 1, wherein each sense amp is coupled to two cores, each core from a different bank.
6. A memory device comprising:
memory cores from different banks interleaved in a number of rows in an alternating fashion;
sense amplifiers shared between the different banks; and
a single column decoder associated with each row in the number of rows.
7. The memory device of claim 6, wherein each row in the number of rows supports only one access at a time.
8. The memory device of claim 6, wherein each column decoder is associated with two banks.
9. The memory device of claim 6, wherein each row includes more than two memory cores.
10. The memory device of claim 6, wherein two memory cores are associated with a sense amplifier.
11. A memory device comprising:
memory cores from different banks interleaved in a number of columns in an alternating fashion;
sense amplifiers shared between the different banks; and
a single row decoder associated with each column in the number of columns.
12. The memory device of claim 11, wherein each column in the number of columns supports only one access at a time.
13. The memory device of claim 11, wherein each row decoder is associated with two banks.
14. The memory device of claim 11, wherein each column includes more than two memory cores.
15. The memory device of claim 11, wherein two memory cores are associated with a sense amplifier.
16. A memory device comprising:
a two dimensional array of memory cores;
wherein, memory cores from different banks are interleaved in multiple strips along a first dimension in an alternating fashion;
wherein one or more strips along the first dimension includes a sense amplifier shared between different banks; and
wherein memory cores from different banks are not interleaved in a second direction, orthogonal to the first dimension.
17. The memory device of claim 16, wherein memory cores from different banks are interleaved in multiple rows, and wherein memory cores from different banks are not interleaved in columns.
18. The memory device of claim 16, wherein memory cores from different banks are interleaved in multiple columns, and wherein memory cores from different banks are not interleaved in rows.
19. The memory device of claim 16, wherein two or more strips are configured to be accessed in parallel.
20. The memory device of claim 16, wherein each strip includes a single decoder.
US12/838,835 2001-03-15 2010-07-19 Multi-bank memory Abandoned US20100277964A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/838,835 US20100277964A1 (en) 2001-03-15 2010-07-19 Multi-bank memory

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US09/809,586 US7088604B2 (en) 2001-03-15 2001-03-15 Multi-bank memory
US11/379,194 US7292497B2 (en) 2001-03-15 2006-04-18 Multi-bank memory
US11/861,959 US7760532B2 (en) 2001-03-15 2007-09-26 Multi-bank memory
US12/838,835 US20100277964A1 (en) 2001-03-15 2010-07-19 Multi-bank memory

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/861,959 Continuation US7760532B2 (en) 2001-03-15 2007-09-26 Multi-bank memory

Publications (1)

Publication Number Publication Date
US20100277964A1 true US20100277964A1 (en) 2010-11-04

Family

ID=25201685

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/809,586 Expired - Lifetime US7088604B2 (en) 2001-03-15 2001-03-15 Multi-bank memory
US11/379,194 Expired - Lifetime US7292497B2 (en) 2001-03-15 2006-04-18 Multi-bank memory
US11/861,959 Expired - Lifetime US7760532B2 (en) 2001-03-15 2007-09-26 Multi-bank memory
US12/838,835 Abandoned US20100277964A1 (en) 2001-03-15 2010-07-19 Multi-bank memory

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/809,586 Expired - Lifetime US7088604B2 (en) 2001-03-15 2001-03-15 Multi-bank memory
US11/379,194 Expired - Lifetime US7292497B2 (en) 2001-03-15 2006-04-18 Multi-bank memory
US11/861,959 Expired - Lifetime US7760532B2 (en) 2001-03-15 2007-09-26 Multi-bank memory

Country Status (1)

Country Link
US (4) US7088604B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10811061B1 (en) * 2019-08-14 2020-10-20 Micron Technology, Inc. Reduced die size and improved memory cell restore using shared common source driver

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7088604B2 (en) * 2001-03-15 2006-08-08 Micron Technology, Inc. Multi-bank memory
DE10134985B4 (en) * 2001-07-18 2012-09-13 Qimonda Ag Test of a semiconductor memory with several memory banks
US20080189479A1 (en) * 2007-02-02 2008-08-07 Sigmatel, Inc. Device, system and method for controlling memory operations
DE102007006713B4 (en) * 2007-02-10 2012-02-09 Qimonda Ag Circuit arrangement with buried control lines
US8214672B2 (en) 2009-01-07 2012-07-03 Micron Technology, Inc. Method and systems for power consumption management of a pattern-recognition processor
US9501705B2 (en) 2009-12-15 2016-11-22 Micron Technology, Inc. Methods and apparatuses for reducing power consumption in a pattern recognition processor
US8982649B2 (en) 2011-08-12 2015-03-17 Gsi Technology, Inc. Systems and methods involving multi-bank, dual- or multi-pipe SRAMs
US9870325B2 (en) * 2015-05-19 2018-01-16 Intel Corporation Common die implementation for memory devices with independent interface paths
US10854284B1 (en) 2016-12-06 2020-12-01 Gsi Technology, Inc. Computational memory cell and processing array device with ratioless write port
US10725777B2 (en) 2016-12-06 2020-07-28 Gsi Technology, Inc. Computational memory cell and processing array device using memory cells
US10770133B1 (en) 2016-12-06 2020-09-08 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits
US10847212B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers
US11227653B1 (en) 2016-12-06 2022-01-18 Gsi Technology, Inc. Storage array circuits and methods for computational memory cells
US10777262B1 (en) 2016-12-06 2020-09-15 Gsi Technology, Inc. Read data processing circuits and methods associated memory cells
US10998040B2 (en) 2016-12-06 2021-05-04 Gsi Technology, Inc. Computational memory cell and processing array device using the memory cells for XOR and XNOR computations
US10891076B1 (en) 2016-12-06 2021-01-12 Gsi Technology, Inc. Results processing circuits and methods associated with computational memory cells
US10943648B1 (en) 2016-12-06 2021-03-09 Gsi Technology, Inc. Ultra low VDD memory cell with ratioless write port
US10847213B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Write data processing circuits and methods associated with computational memory cells
US10860320B1 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Orthogonal data transposition system and method during data transfers to/from a processing array
US11024361B2 (en) 2017-01-06 2021-06-01 Qualcomm Incorporated Coincident memory bank access via cross connected shared bank resources
US9779798B1 (en) 2017-01-06 2017-10-03 Qualcomm Incorporated Systems, methods, and computer programs for providing row tamper protection in a multi-bank memory cell array
US10877731B1 (en) 2019-06-18 2020-12-29 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10958272B2 (en) 2019-06-18 2021-03-23 Gsi Technology, Inc. Computational memory cell and processing array device using complementary exclusive or memory cells
US10930341B1 (en) 2019-06-18 2021-02-23 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features

Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5159572A (en) * 1990-12-24 1992-10-27 Motorola, Inc. DRAM architecture having distributed address decoding and timing control
US5274788A (en) * 1990-02-26 1993-12-28 Nec Corporation High speed memory access for a data processor
US5642323A (en) * 1993-06-17 1997-06-24 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit with a data transmission circuit
US5680363A (en) * 1992-09-17 1997-10-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory capable of transferring data at a high speed between an SRAM and a DRAM array
US5970016A (en) * 1997-07-29 1999-10-19 Kabushiki Kaisha Toshiba Dynamic semiconductor memory device with banks capable of operating independently
US5973991A (en) * 1998-05-07 1999-10-26 Kabushiki Kaisha Toshiba Semiconductor memory capable of successively accessing cell array blocks with a plurality of operation modes having different cycle times
US6026045A (en) * 1997-03-08 2000-02-15 Samsung Electronics, Co., Ltd. Semiconductor memory device having multibank
US6052318A (en) * 1998-12-22 2000-04-18 Siemens Aktiengesellschaft Repairable semiconductor memory circuit having parrel redundancy replacement wherein redundancy elements replace failed elements
US6067270A (en) * 1997-11-21 2000-05-23 Samsung Electronics Co., Ltd. Multi-bank memory devices having improved data transfer capability and methods of operating same
US6097660A (en) * 1997-04-04 2000-08-01 Kabushiki Kaisha Toshiba Semiconductor memory device
US6134163A (en) * 1997-05-29 2000-10-17 Nec Corporation Semiconductor memory device with independently operating memory banks
US6134172A (en) * 1996-12-26 2000-10-17 Rambus Inc. Apparatus for sharing sense amplifiers between memory banks
US6166986A (en) * 1998-06-29 2000-12-26 Hyundai Electronics Industries Co., Ltd. Semiconductor memory device
US6233195B1 (en) * 1996-04-22 2001-05-15 Mitsubishi Denki Kabushiki Kaisha Multi-bank DRAM suitable for integration with processor on common semiconductor chip
US6310814B1 (en) * 1998-03-10 2001-10-30 Rambus, Inc. Rambus DRAM (RDRAM) apparatus and method for performing refresh operations
US6310817B1 (en) * 1999-07-06 2001-10-30 Virage Logic Corporation Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnects
US6327214B1 (en) * 1999-02-01 2001-12-04 Samsung Electronics Co., Ltd. Multi-bank memory device having input and output amplifier shared by adjacent memory banks
US6335875B2 (en) * 1999-01-28 2002-01-01 Mitsubishi Denki Kabushiki Kaisha Memory circuit/logic circuit integrated device capable of reducing term of works
US6396763B1 (en) * 1999-11-11 2002-05-28 Nec Corporation DRAM having a reduced chip size
US6418077B1 (en) * 1997-12-17 2002-07-09 Fujitsu Limited Memory access methods and devices for use with random access memories
US6535966B1 (en) * 2000-05-17 2003-03-18 Sun Microsystems, Inc. System and method for using a page tracking buffer to reduce main memory latency in a computer system
US6571325B1 (en) * 1999-09-23 2003-05-27 Rambus Inc. Pipelined memory controller and method of controlling access to memory devices in a memory system
US6731527B2 (en) * 2001-07-11 2004-05-04 Micron Technology, Inc. Architecture for a semiconductor memory device for minimizing interference and cross-coupling between control signal lines and power lines
US7088604B2 (en) * 2001-03-15 2006-08-08 Micron Technology, Inc. Multi-bank memory

Patent Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5274788A (en) * 1990-02-26 1993-12-28 Nec Corporation High speed memory access for a data processor
US5159572A (en) * 1990-12-24 1992-10-27 Motorola, Inc. DRAM architecture having distributed address decoding and timing control
US5680363A (en) * 1992-09-17 1997-10-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory capable of transferring data at a high speed between an SRAM and a DRAM array
US5642323A (en) * 1993-06-17 1997-06-24 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit with a data transmission circuit
US6233195B1 (en) * 1996-04-22 2001-05-15 Mitsubishi Denki Kabushiki Kaisha Multi-bank DRAM suitable for integration with processor on common semiconductor chip
US6134172A (en) * 1996-12-26 2000-10-17 Rambus Inc. Apparatus for sharing sense amplifiers between memory banks
US6026045A (en) * 1997-03-08 2000-02-15 Samsung Electronics, Co., Ltd. Semiconductor memory device having multibank
US6097660A (en) * 1997-04-04 2000-08-01 Kabushiki Kaisha Toshiba Semiconductor memory device
US6134163A (en) * 1997-05-29 2000-10-17 Nec Corporation Semiconductor memory device with independently operating memory banks
US5970016A (en) * 1997-07-29 1999-10-19 Kabushiki Kaisha Toshiba Dynamic semiconductor memory device with banks capable of operating independently
US6067270A (en) * 1997-11-21 2000-05-23 Samsung Electronics Co., Ltd. Multi-bank memory devices having improved data transfer capability and methods of operating same
US6418077B1 (en) * 1997-12-17 2002-07-09 Fujitsu Limited Memory access methods and devices for use with random access memories
US6310814B1 (en) * 1998-03-10 2001-10-30 Rambus, Inc. Rambus DRAM (RDRAM) apparatus and method for performing refresh operations
US5973991A (en) * 1998-05-07 1999-10-26 Kabushiki Kaisha Toshiba Semiconductor memory capable of successively accessing cell array blocks with a plurality of operation modes having different cycle times
US6166986A (en) * 1998-06-29 2000-12-26 Hyundai Electronics Industries Co., Ltd. Semiconductor memory device
US6052318A (en) * 1998-12-22 2000-04-18 Siemens Aktiengesellschaft Repairable semiconductor memory circuit having parrel redundancy replacement wherein redundancy elements replace failed elements
US6335875B2 (en) * 1999-01-28 2002-01-01 Mitsubishi Denki Kabushiki Kaisha Memory circuit/logic circuit integrated device capable of reducing term of works
US6327214B1 (en) * 1999-02-01 2001-12-04 Samsung Electronics Co., Ltd. Multi-bank memory device having input and output amplifier shared by adjacent memory banks
US6310817B1 (en) * 1999-07-06 2001-10-30 Virage Logic Corporation Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnects
US6571325B1 (en) * 1999-09-23 2003-05-27 Rambus Inc. Pipelined memory controller and method of controlling access to memory devices in a memory system
US6396763B1 (en) * 1999-11-11 2002-05-28 Nec Corporation DRAM having a reduced chip size
US6535966B1 (en) * 2000-05-17 2003-03-18 Sun Microsystems, Inc. System and method for using a page tracking buffer to reduce main memory latency in a computer system
US7088604B2 (en) * 2001-03-15 2006-08-08 Micron Technology, Inc. Multi-bank memory
US20060193190A1 (en) * 2001-03-15 2006-08-31 Micron Technology, Inc. Multi-bank memory
US7292497B2 (en) * 2001-03-15 2007-11-06 Micron Technology, Inc. Multi-bank memory
US20080013356A1 (en) * 2001-03-15 2008-01-17 Micron Technology, Inc. Multi-bank memory
US7760532B2 (en) * 2001-03-15 2010-07-20 Micron Technology, Inc. Multi-bank memory
US6731527B2 (en) * 2001-07-11 2004-05-04 Micron Technology, Inc. Architecture for a semiconductor memory device for minimizing interference and cross-coupling between control signal lines and power lines

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10811061B1 (en) * 2019-08-14 2020-10-20 Micron Technology, Inc. Reduced die size and improved memory cell restore using shared common source driver

Also Published As

Publication number Publication date
US7292497B2 (en) 2007-11-06
US7088604B2 (en) 2006-08-08
US20080013356A1 (en) 2008-01-17
US20060193190A1 (en) 2006-08-31
US7760532B2 (en) 2010-07-20
US20020131315A1 (en) 2002-09-19

Similar Documents

Publication Publication Date Title
US20100277964A1 (en) Multi-bank memory
US5953257A (en) Semiconductor memory device accessible at high speed
US6314042B1 (en) Fast accessible semiconductor memory device
US20090073792A1 (en) Wide databus architecture
US6480437B2 (en) Semiconductor memory device permitting improved integration density and reduced accessing time
JP3721035B2 (en) Associative memory architecture with column multiplexing
GB2227109A (en) Sense amplifier arrangement for semiconductor memory
US5400274A (en) Memory having looped global data lines for propagation delay matching
US5014241A (en) Dynamic semiconductor memory device having reduced soft error rate
US5978302A (en) Multi-bank architecture for a wide I/O DRAM
US6212121B1 (en) Semiconductor memory device with multiple sub-arrays of different sizes
US6023428A (en) Integrated circuit device having a memory array with segmented bit lines and method of operation
US5235543A (en) Dual port static memory with one cycle read-modify-write
US5375097A (en) Segmented bus architecture for improving speed in integrated circuit memories
US5537347A (en) Dynamic semiconductor memory device
US5831928A (en) Semiconductor memory device including a plurality of dynamic memory cells connected in series
US6426913B1 (en) Semiconductor memory device and layout method thereof
US20040030972A1 (en) Semiconductor memory device having time reduced in testing of memory cell data reading or writing, or testing of sense amplifier performance
US20040156254A1 (en) Integrated memory
JP2845526B2 (en) Dynamic semiconductor memory device
JPH07201170A (en) Semiconductor storage device
US20060092749A1 (en) Bitline layout in a dual port memory array
CN113889165A (en) Apparatus and method for driving data lines in a memory array
US6256219B1 (en) Integrated memory having memory cells disposed at crossover points of word lines and bit lines
JPS5818715B2 (en) memory

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731