US4958088A - Low power three-stage CMOS input buffer with controlled switching - Google Patents

Low power three-stage CMOS input buffer with controlled switching Download PDF

Info

Publication number
US4958088A
US4958088A US07/368,405 US36840589A US4958088A US 4958088 A US4958088 A US 4958088A US 36840589 A US36840589 A US 36840589A US 4958088 A US4958088 A US 4958088A
Authority
US
United States
Prior art keywords
transistor
terminal
node
buffer
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/368,405
Inventor
Mohammad H. Farah-Bakhsh
Stephen L. Casper
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US07/368,405 priority Critical patent/US4958088A/en
Assigned to MICRON TECHNOLOGY, INC., 2805 E. COLUMBIA ROAD, BOISE, ID 83706 A CORP. OF DE reassignment MICRON TECHNOLOGY, INC., 2805 E. COLUMBIA ROAD, BOISE, ID 83706 A CORP. OF DE ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: FARAH-BAKHSH, MOHAMMAD H., CASPER, STEPHEN L.
Application granted granted Critical
Publication of US4958088A publication Critical patent/US4958088A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/3565Bistables with hysteresis, e.g. Schmitt trigger

Definitions

  • This invention relates to a CMOS electronic circuit such as a dynamic random access memory (DRAM), specifically to low power internal buffering of the DRAM inputs.
  • DRAM dynamic random access memory
  • Integrated circuits such as DRAMs are often placed in electronic systems that are less than ideal from an electrical noise standpoint. Noise on the DRAM inputs can cause internal misfiring and malfunction of the circuit. General practice is to assume that systems will always be noisy, and that the DRAM input should be modified to operate properly in spite of the noise.
  • Negative transitions on some DRAM input signals are critical, since a mistriggered strobe can begin an accidental access cycle within the DRAM, possibly altering stored data.
  • a well known method to reduce DRAM noise sensitivity is to run an input through a Schmitt type input buffer internal to the chip.
  • a preferred embodiment of the invention is a CMOS Schmitt type input buffer that has low power requirements.
  • This buffer is characterized in that a falling edge on the input has better than average noise immunity and has a slightly longer propagation time through the buffer than a rising edge.
  • FIG. 1 is a schematic of the inventive buffer.
  • FIG. 2 is a timing diagram showing the operation of the buffer.
  • FIG. 3 shows an alternative embodiment of the invention.
  • a preferred embodiment of the invention includes input stage transistors Q1, Q2, Q3, and Q4, middle stage transistors Q5 and Q6, and output stage transistors Q7 and Q8, all connected as shown in FIG. 1.
  • Q1, Q2, and Q7 are p-channel devices, and the rest are n-channel devices.
  • VIN is an input terminal
  • VOUT is an output terminal.
  • Q1 and Q2 together have just enough gain to gate Q5 and Q7.
  • Q5 has just enough gain to gate Q8. These low gains contribute to the low power requirement of the inventive buffer.
  • Q7 and Q8 are sized sufficiently to drive a desired load on VOUT.
  • VIN is driven low and the embodiment is at equilibrium. Nodes A and B are both high.
  • VIN begins a positive transition, simultaneously deactivating Q1 and Q2 and activating Q3 and Q4.
  • Q4 and Q6 overcome weak pullup Q5, and nodes A and B together begin a negative transition.
  • a negative transition begins on VIN, activating Q1 and Q2 and deactivating Q3, Q4, and Q6.
  • Q1 and Q2 begin pulling up node A, activating Q5, which begins pulling up node B at time T8.
  • node A deactivates Q7, allowing VOUT to begin to fall as shown.
  • node B activates Q8, which begins to pull VOUT down.
  • VOUT is fully pulled down and equilibrium is reached as at time T1.
  • output stage transistors Q7 and Q8 behave just like an ordinary CMOS buffer stage: Q7 turns on while Q8 turns off, Q7 and Q8 both being on for an instant during the transition.
  • Q7 is allowed to fully turn off before Q8 is activated. This reduces power consumption of the buffer and gives a cleaner negative transition on VOUT, but propagation time is increased due to the T7-T8 delay on node B.
  • FIG. 3 An alternative embodiment is shown in FIG. 3, where transistor F1 is equivalent to Q1 and Q2, and F2 and F4 are equivalent to Q3, Q4, and Q6.
  • transistor F1 is equivalent to Q1 and Q2
  • F2 and F4 are equivalent to Q3, Q4, and Q6.
  • one of the advantages of multiple transistors such as Q1 and Q2 is that adjustments can be made in the integrated circuit by metal optioning one of them in or out to adjust gain.
  • this inventive buffer is ideal for any low power application where a noise immune negative transition is desired and where slightly slower propagation of such a transition is not a hindrance.

Abstract

A CMOS low power Schmitt type input buffer for a dynamic random access memory (DRAM) circuit. This buffer is further characterized in that a falling edge on the input has better than average noise immunity and has a slightly longer propagation time through the buffer than a rising edge.

Description

FIELD OF THE INVENTION
This invention relates to a CMOS electronic circuit such as a dynamic random access memory (DRAM), specifically to low power internal buffering of the DRAM inputs.
BACKGROUND OF THE INVENTION
Integrated circuits such as DRAMs are often placed in electronic systems that are less than ideal from an electrical noise standpoint. Noise on the DRAM inputs can cause internal misfiring and malfunction of the circuit. General practice is to assume that systems will always be noisy, and that the DRAM input should be modified to operate properly in spite of the noise.
Negative transitions on some DRAM input signals (such as an address strobe, for example) are critical, since a mistriggered strobe can begin an accidental access cycle within the DRAM, possibly altering stored data.
A well known method to reduce DRAM noise sensitivity is to run an input through a Schmitt type input buffer internal to the chip.
SUMMARY OF THE INVENTION
A preferred embodiment of the invention is a CMOS Schmitt type input buffer that has low power requirements. This buffer is characterized in that a falling edge on the input has better than average noise immunity and has a slightly longer propagation time through the buffer than a rising edge.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic of the inventive buffer.
FIG. 2 is a timing diagram showing the operation of the buffer.
FIG. 3 shows an alternative embodiment of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
A preferred embodiment of the invention includes input stage transistors Q1, Q2, Q3, and Q4, middle stage transistors Q5 and Q6, and output stage transistors Q7 and Q8, all connected as shown in FIG. 1. Q1, Q2, and Q7 are p-channel devices, and the rest are n-channel devices. VIN is an input terminal, and VOUT is an output terminal. Q1 and Q2 together have just enough gain to gate Q5 and Q7. Q5 has just enough gain to gate Q8. These low gains contribute to the low power requirement of the inventive buffer. Q7 and Q8 are sized sufficiently to drive a desired load on VOUT.
The operation of the preferred embodiment is now described with reference to FIG. 2, where waveforms of nodes VIN, A, B, and VOUT are shown (not to scale) over an operation cycle.
At time T1, VIN is driven low and the embodiment is at equilibrium. Nodes A and B are both high. At time T2, VIN begins a positive transition, simultaneously deactivating Q1 and Q2 and activating Q3 and Q4. Q4 and Q6 overcome weak pullup Q5, and nodes A and B together begin a negative transition.
At time T4, A and B activate Q7 and Q8, and VOUT undergoes a positive transition until equilibrium at time T5.
At time T6, a negative transition begins on VIN, activating Q1 and Q2 and deactivating Q3, Q4, and Q6. At time T7, Q1 and Q2 begin pulling up node A, activating Q5, which begins pulling up node B at time T8. Also, approximately at time T8, node A deactivates Q7, allowing VOUT to begin to fall as shown. At time T9, node B activates Q8, which begins to pull VOUT down. At time T10, VOUT is fully pulled down and equilibrium is reached as at time T1.
It should be noted that for a positive transition at VIN, output stage transistors Q7 and Q8 behave just like an ordinary CMOS buffer stage: Q7 turns on while Q8 turns off, Q7 and Q8 both being on for an instant during the transition. However, for a negative transition, Q7 is allowed to fully turn off before Q8 is activated. This reduces power consumption of the buffer and gives a cleaner negative transition on VOUT, but propagation time is increased due to the T7-T8 delay on node B.
An alternative embodiment is shown in FIG. 3, where transistor F1 is equivalent to Q1 and Q2, and F2 and F4 are equivalent to Q3, Q4, and Q6. In the preferred embodiment, one of the advantages of multiple transistors such as Q1 and Q2 is that adjustments can be made in the integrated circuit by metal optioning one of them in or out to adjust gain.
The same reasoning applies to Q4, with the added benefit that a change in Q4 affects Q3 and Q6 identically.
Although these embodiments are intended for use in a DRAM, this inventive buffer is ideal for any low power application where a noise immune negative transition is desired and where slightly slower propagation of such a transition is not a hindrance.

Claims (6)

What is claimed is:
1. A buffer, comprising:
(a) an output;
(b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated;
(c) an input stage, comprising a first transistor of a first conductivity type, and a second transistor of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor responsive to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor responsive to a reference potential;
(d) a middle stage, comprising third and fourth transistors of said second conductivity type, said third transistor gated by said first node, said fourth transistor gated by said input node, a first terminal of said third transistor responsive to said supply potential, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a second node, a second terminal of said fourth transistor responsive to said reference potential; and
(e) said output stage comprising a fifth transistor of said first conductivity type and a sixth transistor of said second conductivity type, said fifth transistor gated by said first node, said sixth transistor gated by said second node, a first terminal of said fifth transistor responsive to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to an output node, a second terminal of said sixth transistor responsive to said reference potential.
2. The buffer of claim 1, wherein said first transistor is minimally sized to gate said third and fifth transistors, and wherein said third transistor is minimally sized to gate said sixth transistor, thereby reducing power requirements of the buffer.
3. The buffer of claim 1, wherein said first conductivity type is p and said second conductivity type is n.
4. A buffer comprising:
(a) an output;
(b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated;
(c) an input stage, comprising first and second transistors of a first conductivity type, and third and fourth transistors of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor connected to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor and a first terminal of said third transistor connected to a second node, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a third node, a second terminal of said fourth transistor connected to a reference potential;
(d) a middle stage, comprising fifth and sixth transistors of said second conductivity type, said fifth transistor gated by said second node, said sixth transistor gated by said input node, a first terminal of said fifth transistor connected to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to a fourth node, a second terminal of said sixth transistor responsive to said third node; and
(e) said output stage comprising a seventh transistor of said first conductivity type and an eighth transistor of said second conductivity type, said seventh transistor gated by said second node, said eighth transistor gated by said fourth node, a first terminal of said seventh transistor connected to said supply potential, a second terminal of said seventh transistor and a first terminal of said eighth transistor connected to an output node, a second terminal of said eighth transistor connected to said reference potential.
5. The buffer of claim 4, wherein said first and second transistors are minimally sized to gate said fifth and seventh transistors, and wherein said fifth transistor is minimally sized to gate said eighth transistor, thereby reducing power requirements of the buffer.
6. The buffer of claim 4, wherein said first conductivity type is p and said second conductivity type is n.
US07/368,405 1989-06-19 1989-06-19 Low power three-stage CMOS input buffer with controlled switching Expired - Lifetime US4958088A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/368,405 US4958088A (en) 1989-06-19 1989-06-19 Low power three-stage CMOS input buffer with controlled switching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/368,405 US4958088A (en) 1989-06-19 1989-06-19 Low power three-stage CMOS input buffer with controlled switching

Publications (1)

Publication Number Publication Date
US4958088A true US4958088A (en) 1990-09-18

Family

ID=23451067

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/368,405 Expired - Lifetime US4958088A (en) 1989-06-19 1989-06-19 Low power three-stage CMOS input buffer with controlled switching

Country Status (1)

Country Link
US (1) US4958088A (en)

Cited By (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612630A (en) * 1995-12-19 1997-03-18 Micron Technology, Inc. Asynchronous self-adjusting input circuit
US5812462A (en) * 1997-04-03 1998-09-22 Micron Technology, Inc. Integrated circuit clock input buffer
US5818264A (en) * 1996-12-17 1998-10-06 International Business Machines Corporation Dynamic circuit having improved noise immunity and method therefor
US5838177A (en) * 1997-01-06 1998-11-17 Micron Technology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US5870347A (en) * 1997-03-11 1999-02-09 Micron Technology, Inc. Multi-bank memory input/output line selection
US5872736A (en) * 1996-10-28 1999-02-16 Micron Technology, Inc. High speed input buffer
US5898638A (en) * 1997-03-11 1999-04-27 Micron Technology, Inc. Latching wordline driver for multi-bank memory
US5903491A (en) * 1997-06-09 1999-05-11 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US5907166A (en) * 1995-08-17 1999-05-25 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US5917758A (en) * 1996-11-04 1999-06-29 Micron Technology, Inc. Adjustable output driver circuit
US5920518A (en) * 1997-02-11 1999-07-06 Micron Technology, Inc. Synchronous clock generator including delay-locked loop
US5923594A (en) * 1998-02-17 1999-07-13 Micron Technology, Inc. Method and apparatus for coupling data from a memory device using a single ended read data path
US5926047A (en) * 1997-08-29 1999-07-20 Micron Technology, Inc. Synchronous clock generator including a delay-locked loop signal loss detector
US5940608A (en) * 1997-02-11 1999-08-17 Micron Technology, Inc. Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
US5946244A (en) * 1997-03-05 1999-08-31 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US5949254A (en) * 1996-11-26 1999-09-07 Micron Technology, Inc. Adjustable output driver circuit
US5953276A (en) * 1997-12-18 1999-09-14 Micron Technology, Inc. Fully-differential amplifier
US5953284A (en) * 1997-07-09 1999-09-14 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
US5956502A (en) * 1997-03-05 1999-09-21 Micron Technology, Inc. Method and circuit for producing high-speed counts
US5978298A (en) * 1996-08-01 1999-11-02 Micron Technology, Inc. Shared pull-up and selection circuitry for programmable cells such as antifuse cells
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US6014759A (en) * 1997-06-13 2000-01-11 Micron Technology, Inc. Method and apparatus for transferring test data from a memory array
US6016282A (en) * 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
US6026051A (en) * 1997-02-11 2000-02-15 Micron Technology, Inc. Low skew differential receiver with disable feature
US6029250A (en) * 1998-09-09 2000-02-22 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
US6044429A (en) * 1997-07-10 2000-03-28 Micron Technology, Inc. Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths
US6101197A (en) * 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US6115318A (en) * 1996-12-03 2000-09-05 Micron Technology, Inc. Clock vernier adjustment
US6154056A (en) * 1997-06-09 2000-11-28 Micron Technology, Inc. Tri-stating address input circuit
US6173432B1 (en) 1997-06-20 2001-01-09 Micron Technology, Inc. Method and apparatus for generating a sequence of clock signals
US6212482B1 (en) 1998-03-06 2001-04-03 Micron Technology, Inc. Circuit and method for specifying performance parameters in integrated circuits
US6269451B1 (en) 1998-02-27 2001-07-31 Micron Technology, Inc. Method and apparatus for adjusting data timing by delaying clock signal
US6279090B1 (en) 1998-09-03 2001-08-21 Micron Technology, Inc. Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device
US6338127B1 (en) 1998-08-28 2002-01-08 Micron Technology, Inc. Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same
US6349399B1 (en) 1998-09-03 2002-02-19 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6374360B1 (en) 1998-12-11 2002-04-16 Micron Technology, Inc. Method and apparatus for bit-to-bit timing correction of a high speed memory bus
US6405280B1 (en) 1998-06-05 2002-06-11 Micron Technology, Inc. Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence
US6430696B1 (en) 1998-11-30 2002-08-06 Micron Technology, Inc. Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
US6567338B1 (en) 1996-04-19 2003-05-20 Integrated Device Technology, Inc. Fully synchronous pipelined RAM
US6591354B1 (en) 1998-02-23 2003-07-08 Integrated Device Technology, Inc. Separate byte control on fully synchronous pipelined SRAM
US6801989B2 (en) 2001-06-28 2004-10-05 Micron Technology, Inc. Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
US6912680B1 (en) 1997-02-11 2005-06-28 Micron Technology, Inc. Memory system with dynamic timing correction
US6931086B2 (en) 1999-03-01 2005-08-16 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US7069406B2 (en) 1999-07-02 2006-06-27 Integrated Device Technology, Inc. Double data rate synchronous SRAM with 100% bus utilization
US7168027B2 (en) 2003-06-12 2007-01-23 Micron Technology, Inc. Dynamic synchronization of data capture on an optical or other high speed communications link
US7234070B2 (en) 2003-10-27 2007-06-19 Micron Technology, Inc. System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
US8501563B2 (en) 2005-07-20 2013-08-06 Micron Technology, Inc. Devices with nanocrystals and methods of formation

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295062A (en) * 1979-04-02 1981-10-13 National Semiconductor Corporation CMOS Schmitt trigger and oscillator
US4379974A (en) * 1980-09-10 1983-04-12 Mostek Corporation Delay stage for a clock generator
US4461963A (en) * 1982-01-11 1984-07-24 Signetics Corporation MOS Power-on reset circuit
US4506168A (en) * 1981-11-02 1985-03-19 Matsushita Electric Industrial Co., Ltd. Schmitt trigger circuit
US4563594A (en) * 1982-07-30 1986-01-07 Tokyo Shibaura Denki Kabushiki Kaisha Schmitt trigger circuit using MOS transistors and having constant threshold voltages
US4563595A (en) * 1983-10-27 1986-01-07 National Semiconductor Corporation CMOS Schmitt trigger circuit for TTL logic levels
US4687955A (en) * 1985-09-30 1987-08-18 Kabushiki Kaisha Toshiba Schmitt circuit with MIS field effect transistors
US4734592A (en) * 1983-10-31 1988-03-29 Texas Instruments Incorporated Interface circuit for data processing system
EP0283915A2 (en) * 1987-03-26 1988-09-28 Kabushiki Kaisha Toshiba Semiconductor circuit device
US4818901A (en) * 1987-07-20 1989-04-04 Harris Corporation Controlled switching CMOS output buffer
JPH032414A (en) * 1989-05-29 1991-01-08 Kensetsusho Kanto Chiho Kensetsu Kyokucho Automatic operation device of construction machinery

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295062A (en) * 1979-04-02 1981-10-13 National Semiconductor Corporation CMOS Schmitt trigger and oscillator
US4379974A (en) * 1980-09-10 1983-04-12 Mostek Corporation Delay stage for a clock generator
US4506168A (en) * 1981-11-02 1985-03-19 Matsushita Electric Industrial Co., Ltd. Schmitt trigger circuit
US4461963A (en) * 1982-01-11 1984-07-24 Signetics Corporation MOS Power-on reset circuit
US4563594A (en) * 1982-07-30 1986-01-07 Tokyo Shibaura Denki Kabushiki Kaisha Schmitt trigger circuit using MOS transistors and having constant threshold voltages
US4563595A (en) * 1983-10-27 1986-01-07 National Semiconductor Corporation CMOS Schmitt trigger circuit for TTL logic levels
US4734592A (en) * 1983-10-31 1988-03-29 Texas Instruments Incorporated Interface circuit for data processing system
US4687955A (en) * 1985-09-30 1987-08-18 Kabushiki Kaisha Toshiba Schmitt circuit with MIS field effect transistors
EP0283915A2 (en) * 1987-03-26 1988-09-28 Kabushiki Kaisha Toshiba Semiconductor circuit device
US4818901A (en) * 1987-07-20 1989-04-04 Harris Corporation Controlled switching CMOS output buffer
JPH032414A (en) * 1989-05-29 1991-01-08 Kensetsusho Kanto Chiho Kensetsu Kyokucho Automatic operation device of construction machinery

Cited By (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6569727B1 (en) 1995-08-17 2003-05-27 Micron Technology, Inc. Method of making a single-deposition-layer-metal dynamic random access memory
US6274928B1 (en) 1995-08-17 2001-08-14 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US5907166A (en) * 1995-08-17 1999-05-25 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US6388314B1 (en) 1995-08-17 2002-05-14 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US5612630A (en) * 1995-12-19 1997-03-18 Micron Technology, Inc. Asynchronous self-adjusting input circuit
US6567338B1 (en) 1996-04-19 2003-05-20 Integrated Device Technology, Inc. Fully synchronous pipelined RAM
US6785188B2 (en) 1996-04-19 2004-08-31 Integrated Device Technology, Inc. Fully synchronous pipelined RAM
US6011742A (en) * 1996-08-01 2000-01-04 Micron Technology, Inc. Shared pull-up and selection circuitry for programmable cells such as antifuse cells
US5978298A (en) * 1996-08-01 1999-11-02 Micron Technology, Inc. Shared pull-up and selection circuitry for programmable cells such as antifuse cells
US5872736A (en) * 1996-10-28 1999-02-16 Micron Technology, Inc. High speed input buffer
US5910920A (en) * 1996-10-28 1999-06-08 Micron Technology, Inc. High speed input buffer
US6326810B1 (en) 1996-11-04 2001-12-04 Micron Technology, Inc. Adjustable output driver circuit
US5917758A (en) * 1996-11-04 1999-06-29 Micron Technology, Inc. Adjustable output driver circuit
US6437600B1 (en) 1996-11-04 2002-08-20 Micron Technology, Inc. Adjustable output driver circuit
US6084434A (en) * 1996-11-26 2000-07-04 Micron Technology, Inc. Adjustable output driver circuit
US5949254A (en) * 1996-11-26 1999-09-07 Micron Technology, Inc. Adjustable output driver circuit
US6115318A (en) * 1996-12-03 2000-09-05 Micron Technology, Inc. Clock vernier adjustment
US5818264A (en) * 1996-12-17 1998-10-06 International Business Machines Corporation Dynamic circuit having improved noise immunity and method therefor
US6069504A (en) * 1997-01-06 2000-05-30 Micron Technnology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US5838177A (en) * 1997-01-06 1998-11-17 Micron Technology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US5940608A (en) * 1997-02-11 1999-08-17 Micron Technology, Inc. Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
US6026051A (en) * 1997-02-11 2000-02-15 Micron Technology, Inc. Low skew differential receiver with disable feature
US6256234B1 (en) 1997-02-11 2001-07-03 Micron Technology, Inc. Low skew differential receiver with disable feature
US5920518A (en) * 1997-02-11 1999-07-06 Micron Technology, Inc. Synchronous clock generator including delay-locked loop
US6340904B1 (en) 1997-02-11 2002-01-22 Micron Technology, Inc. Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
US6912680B1 (en) 1997-02-11 2005-06-28 Micron Technology, Inc. Memory system with dynamic timing correction
US5946244A (en) * 1997-03-05 1999-08-31 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US6490207B2 (en) 1997-03-05 2002-12-03 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US6400641B1 (en) 1997-03-05 2002-06-04 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US6256259B1 (en) 1997-03-05 2001-07-03 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US6262921B1 (en) 1997-03-05 2001-07-17 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US6490224B2 (en) 1997-03-05 2002-12-03 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US5956502A (en) * 1997-03-05 1999-09-21 Micron Technology, Inc. Method and circuit for producing high-speed counts
US6483757B2 (en) 1997-03-05 2002-11-19 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US5870347A (en) * 1997-03-11 1999-02-09 Micron Technology, Inc. Multi-bank memory input/output line selection
US5898638A (en) * 1997-03-11 1999-04-27 Micron Technology, Inc. Latching wordline driver for multi-bank memory
US6122217A (en) * 1997-03-11 2000-09-19 Micron Technology, Inc. Multi-bank memory input/output line selection
US6130855A (en) * 1997-03-11 2000-10-10 Micron Technology, Inc. Latching wordline driver for multi-bank memory
US6256255B1 (en) 1997-03-11 2001-07-03 Micron Technology, Inc. Multi-bank memory input/output line selection
US6104643A (en) * 1997-04-03 2000-08-15 Micron Technology, Inc. Integrated circuit clock input buffer
US5936893A (en) * 1997-04-03 1999-08-10 Micron Technology, Inc. Integrated circuit clock input buffer
US5812462A (en) * 1997-04-03 1998-09-22 Micron Technology, Inc. Integrated circuit clock input buffer
US5903491A (en) * 1997-06-09 1999-05-11 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US6320817B1 (en) 1997-06-09 2001-11-20 Micron Technology, Inc. Tri-stating address input circuit
US6515885B1 (en) 1997-06-09 2003-02-04 Micron Technology, Inc. Tri-stating address input circuit
US6197620B1 (en) 1997-06-09 2001-03-06 Micron Technology, Inc. Method of manufacturing a single deposition layer metal dynamic random access memory
US6345012B1 (en) 1997-06-09 2002-02-05 Micron Technology, Inc. Tri-stating address input circuit
US6154056A (en) * 1997-06-09 2000-11-28 Micron Technology, Inc. Tri-stating address input circuit
US6407939B2 (en) 1997-06-09 2002-06-18 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US6055172A (en) * 1997-06-09 2000-04-25 Micron Technology, Inc. Single deposition layer metal dynamic random access memory
US6519719B1 (en) 1997-06-13 2003-02-11 Micron Technology, Inc. Method and apparatus for transferring test data from a memory array
US6014759A (en) * 1997-06-13 2000-01-11 Micron Technology, Inc. Method and apparatus for transferring test data from a memory array
US6173432B1 (en) 1997-06-20 2001-01-09 Micron Technology, Inc. Method and apparatus for generating a sequence of clock signals
US7415404B2 (en) 1997-06-20 2008-08-19 Micron Technology, Inc. Method and apparatus for generating a sequence of clock signals
US7889593B2 (en) 1997-06-20 2011-02-15 Round Rock Research, Llc Method and apparatus for generating a sequence of clock signals
US20110122710A1 (en) * 1997-06-20 2011-05-26 Round Rock Research, Llc Method and apparatus for generating a sequence of clock signals
US8565008B2 (en) 1997-06-20 2013-10-22 Round Rock Research, Llc Method and apparatus for generating a sequence of clock signals
US6954097B2 (en) 1997-06-20 2005-10-11 Micron Technology, Inc. Method and apparatus for generating a sequence of clock signals
US5953284A (en) * 1997-07-09 1999-09-14 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
US6026050A (en) * 1997-07-09 2000-02-15 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
US6044429A (en) * 1997-07-10 2000-03-28 Micron Technology, Inc. Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths
US6556483B2 (en) 1997-07-10 2003-04-29 Micron Technology, Inc. Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths
US6789175B2 (en) 1997-07-10 2004-09-07 Micron Technology, Inc. Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths
US6415340B1 (en) 1997-07-10 2002-07-02 Micron Technology, Inc. Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths
US6560668B2 (en) 1997-07-10 2003-05-06 Micron Technology, Inc. Method and apparatus for reading write-modified read data in memory device providing synchronous data transfers
US6614698B2 (en) 1997-07-10 2003-09-02 Micron Technology, Inc. Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths
US6611885B2 (en) 1997-07-10 2003-08-26 Micron Technology, Inc. Method and apparatus for synchronous data transfers in a memory device with selectable data or address paths
US6272608B1 (en) 1997-07-10 2001-08-07 Micron Technology, Inc. Method and apparatus for synchronous data transfers in a memory device with lookahead logic for detecting latency intervals
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US6201424B1 (en) 1997-08-29 2001-03-13 Micron Technology, Inc. Synchronous clock generator including a delay-locked loop signal loss detector
US5926047A (en) * 1997-08-29 1999-07-20 Micron Technology, Inc. Synchronous clock generator including a delay-locked loop signal loss detector
US6101197A (en) * 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US6959016B1 (en) 1997-09-18 2005-10-25 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US5953276A (en) * 1997-12-18 1999-09-14 Micron Technology, Inc. Fully-differential amplifier
US6091646A (en) * 1998-02-17 2000-07-18 Micron Technology, Inc. Method and apparatus for coupling data from a memory device using a single ended read data path
US5923594A (en) * 1998-02-17 1999-07-13 Micron Technology, Inc. Method and apparatus for coupling data from a memory device using a single ended read data path
US6591354B1 (en) 1998-02-23 2003-07-08 Integrated Device Technology, Inc. Separate byte control on fully synchronous pipelined SRAM
US6327196B1 (en) 1998-02-27 2001-12-04 Micron Technology, Inc. Synchronous memory device having an adjustable data clocking circuit
US6499111B2 (en) 1998-02-27 2002-12-24 Micron Technology, Inc. Apparatus for adjusting delay of a clock signal relative to a data signal
US6269451B1 (en) 1998-02-27 2001-07-31 Micron Technology, Inc. Method and apparatus for adjusting data timing by delaying clock signal
US6643789B2 (en) 1998-02-27 2003-11-04 Micron Technology, Inc. Computer system having memory device with adjustable data clocking using pass gates
US6378079B1 (en) 1998-02-27 2002-04-23 Micron Technology, Inc. Computer system having memory device with adjustable data clocking
US6212482B1 (en) 1998-03-06 2001-04-03 Micron Technology, Inc. Circuit and method for specifying performance parameters in integrated circuits
US6393378B2 (en) 1998-03-06 2002-05-21 Micron Technology, Inc. Circuit and method for specifying performance parameters in integrated circuits
US6016282A (en) * 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
US6405280B1 (en) 1998-06-05 2002-06-11 Micron Technology, Inc. Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence
US6104209A (en) * 1998-08-27 2000-08-15 Micron Technology, Inc. Low skew differential receiver with disable feature
US6338127B1 (en) 1998-08-28 2002-01-08 Micron Technology, Inc. Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same
US6279090B1 (en) 1998-09-03 2001-08-21 Micron Technology, Inc. Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device
US7954031B2 (en) 1998-09-03 2011-05-31 Round Rock Research, Llc Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US7085975B2 (en) 1998-09-03 2006-08-01 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US7657813B2 (en) 1998-09-03 2010-02-02 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6349399B1 (en) 1998-09-03 2002-02-19 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6647523B2 (en) 1998-09-03 2003-11-11 Micron Technology, Inc. Method for generating expect data from a captured bit pattern, and memory device using same
US6477675B2 (en) 1998-09-03 2002-11-05 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US7373575B2 (en) 1998-09-03 2008-05-13 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6029250A (en) * 1998-09-09 2000-02-22 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
US6430696B1 (en) 1998-11-30 2002-08-06 Micron Technology, Inc. Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
US6662304B2 (en) 1998-12-11 2003-12-09 Micron Technology, Inc. Method and apparatus for bit-to-bit timing correction of a high speed memory bus
US6374360B1 (en) 1998-12-11 2002-04-16 Micron Technology, Inc. Method and apparatus for bit-to-bit timing correction of a high speed memory bus
US8433023B2 (en) 1999-03-01 2013-04-30 Round Rock Research, Llc Method and apparatus for generating a phase dependent control signal
US8107580B2 (en) 1999-03-01 2012-01-31 Round Rock Research, Llc Method and apparatus for generating a phase dependent control signal
US6952462B2 (en) 1999-03-01 2005-10-04 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US7418071B2 (en) 1999-03-01 2008-08-26 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US7602876B2 (en) 1999-03-01 2009-10-13 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US6931086B2 (en) 1999-03-01 2005-08-16 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US7016451B2 (en) 1999-03-01 2006-03-21 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US7069406B2 (en) 1999-07-02 2006-06-27 Integrated Device Technology, Inc. Double data rate synchronous SRAM with 100% bus utilization
US7159092B2 (en) 2001-06-28 2007-01-02 Micron Technology, Inc. Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
US6801989B2 (en) 2001-06-28 2004-10-05 Micron Technology, Inc. Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
US7168027B2 (en) 2003-06-12 2007-01-23 Micron Technology, Inc. Dynamic synchronization of data capture on an optical or other high speed communications link
US8181092B2 (en) 2003-06-12 2012-05-15 Round Rock Research, Llc Dynamic synchronization of data capture on an optical or other high speed communications link
US8892974B2 (en) 2003-06-12 2014-11-18 Round Rock Research, Llc Dynamic synchronization of data capture on an optical or other high speed communications link
US7234070B2 (en) 2003-10-27 2007-06-19 Micron Technology, Inc. System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
US7461286B2 (en) 2003-10-27 2008-12-02 Micron Technology, Inc. System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
US8501563B2 (en) 2005-07-20 2013-08-06 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US8921914B2 (en) 2005-07-20 2014-12-30 Micron Technology, Inc. Devices with nanocrystals and methods of formation

Similar Documents

Publication Publication Date Title
US4958088A (en) Low power three-stage CMOS input buffer with controlled switching
US7583123B2 (en) High-speed flip-flop circuit
US4571504A (en) Schmitt trigger circuit with selection circuit
KR930007078A (en) Output buffer drive circuit
US6104643A (en) Integrated circuit clock input buffer
US6864733B2 (en) Data-enabled static flip-flop circuit with no extra forward-path delay penalty
US5537066A (en) Flip-flop type amplifier circuit
US5524096A (en) Circuit for generating a delayed standby signal in response to an external standby command
US5317213A (en) Level converter with delay circuitry used to increase switching speed
JPH06244701A (en) Input buffer
KR100307637B1 (en) Input buffer circuit including boosting capacitor
KR950013042A (en) Incrementally turned on output buffer circuit with reverse turn-off
US7239178B1 (en) Circuit and method for CMOS voltage level translation
US20030048114A1 (en) Output buffer of semiconductor device
US5978310A (en) Input buffer for a semiconductor memory device
JPS62270098A (en) Semiconductor sensing circuit
US20060202724A1 (en) Comparator circuit assembly, in particular for semiconductor components
US6556074B2 (en) Differential amplifying circuit and multi-stage differential amplifying circuit using the same
US6448814B1 (en) CMOS buffer circuit
US7672183B2 (en) Semiconductor memory device with two-stage input buffer
US5319262A (en) Low power TTL/CMOS receiver circuit
JPS63300496A (en) Output circuit
JP2644634B2 (en) Output buffer circuit
US5587666A (en) Sense amplifier slew circuitry
US6201413B1 (en) Synchronous integrated circuit device utilizing an integrated clock/command technique

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., 2805 E. COLUMBIA ROAD, BO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:FARAH-BAKHSH, MOHAMMAD H.;CASPER, STEPHEN L.;REEL/FRAME:005097/0766;SIGNING DATES FROM 19890609 TO 19890613

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12