US7120081B2 - Multi-port memory device with stacked banks - Google Patents

Multi-port memory device with stacked banks Download PDF

Info

Publication number
US7120081B2
US7120081B2 US10/858,659 US85865904A US7120081B2 US 7120081 B2 US7120081 B2 US 7120081B2 US 85865904 A US85865904 A US 85865904A US 7120081 B2 US7120081 B2 US 7120081B2
Authority
US
United States
Prior art keywords
data
buffers
write
data line
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US10/858,659
Other versions
US20040246807A1 (en
Inventor
Seung-Hoon Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, SEUNG-HOON
Publication of US20040246807A1 publication Critical patent/US20040246807A1/en
Application granted granted Critical
Publication of US7120081B2 publication Critical patent/US7120081B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM

Definitions

  • This disclosure relates to a multi-port memory device, and more particularly, to a multi-port memory device in which each of stacked banks is operated independently.
  • a pair of data is read from a memory cell array through an output port and simultaneously is written to the memory cell array through an input port.
  • Such a dual-port memory device can be used as a video memory device for video cameras, etc.
  • the dual-port memory device has a limited number of ports allowing simultaneous access, a multi-port memory device capable of reserving a required number of ports as necessary is required to achieve high-functionality and high definition.
  • the multi-port memory device performs a bank access operation independently through a multi-channel.
  • An operation speed of the multi-port memory device is dependent on the independent bank access operation and independent reading and writing operations.
  • the independent reading and writing operations are closely related to a data line structure in the multi-port memory device.
  • FIG. 1 is a view for explaining an internal structure of a conventional multi-port memory device.
  • a multi-port memory device 10 includes a number of banks bank 0 100 , bank 1 101 , bank 2 102 , and bank 3 103 ; data line sense amplifiers IO SA 110 and IO SA 112 ; data line drivers IO DRV 120 and IO DRV 122 ; write buffers 130 , 132 , 134 , and 136 ; read buffers 140 , 142 , 144 , and 146 ; and a number of ports port 0 150 , port 1 152 , port 2 154 , and port 3 156 .
  • the bank 0 100 , bank 1 101 , bank 2 102 , and bank 3 103 form a stacked bank structure.
  • Multi-bit data for example, 512 bit data is input or output through the ports 150 , 152 , 154 , and 156 .
  • the data line sense amplifiers 110 and 112 are connected to the read buffers 140 , 142 , 144 , and 146 through read data lines RDL.
  • the read buffers 140 , 142 , 144 , and 146 are connected to the ports 150 , 152 , 154 , and 156 , respectively.
  • the data line drivers 120 and 122 are connected to the write buffers 130 , 132 , 134 , and 136 through a write data line WDL.
  • the write buffers 130 , 132 , 134 , and 136 are connected to the ports 150 , 152 , 154 , and 156 , respectively.
  • FIG. 2 is a block diagram for explaining a read data path of the multi-bank memory device 10 .
  • 512 bit memory cell data read form the bank 0 100 and bank 1 101 is transferred to the first data line sense amplifier 110 through first global data lines GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >.
  • 512 bit memory cell data read from the bank 2 102 and bank 3 103 is transferred to the second data line sense amplifier 112 through the second global data lines GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >.
  • the first data line sense amplifier 110 and the second data line sense amplifier 112 share read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >.
  • first and the second data line sense amplifiers 110 and 112 share the read data lines RDL, only one of the first and the second data line sense amplifiers 110 and 112 is selectively connected to the read buffers 140 , 142 , 144 , and 146 . If the first data line sense amplifier 110 is connected to the read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >, the 512 bit memory cell data selected in the bank 0 100 and bank 1 101 is sensed and amplified by the first data line sense amplifier 110 and is stored in one of the read buffers 140 , 142 , 144 , and 146 .
  • the first read buffer 150 can be stored in the first read buffer 150 through the read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >.
  • the 512 bit data stored in the first read buffer 140 can then be sequentially output through the port 0 150 .
  • FIG. 3 is a block diagram for explaining a write data path of the multi-port memory device shown in FIG. 1 .
  • write data received through the port 0 150 is sequentially stored in a first write buffer 130 and constructs 512 bit data.
  • the 512 bit data stored in the first write data buffer 130 is transferred, for example, to a first data line driver 120 through write data lines WDL ⁇ 0 >, WDL ⁇ 1 >, WDL ⁇ 2 >, . . . , WDL ⁇ 511 >.
  • the first data line driver 120 is connected to the bank 0 100 or bank 1 101 through the global data lines GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >, and stores the write data in a selected bank, for example, in the 512 memory cells of the bank 0 100 .
  • the write data received through the port 0 150 and the write buffer 130 is accessed to the memory cells of the bank 0 100 or the bank 1 101 and is stored therein, the write data cannot access the memory cells of the bank 2 102 and bank 3 103 .
  • the stacked bank 0 100 and bank 1 101 , and the bank 2 102 and bank 3 103 cannot be accessed independently, a limitation exists in a data read speed and data write speed. For this reason, a multi-port memory device having a stacked bank structure allowing independent access and capable of performing independent reading and writing operations is necessary.
  • Embodiments of the invention address these and other limitations in the prior art.
  • Embodiments of the present invention provide a multi-port memory device having a stacked bank structure allowing independent access. Therefore, according to multi-port memory devices of the present invention, since each of a plurality of stacked banks can be accessed independently and can read or write data independently, a data throughput increases and a data reading speed and data writing speed are improved.
  • FIG. 1 is a block diagram illustrating a conventional multi-port memory device.
  • FIG. 2 is a block diagram illustrating a read path of the multi-port memory device shown in FIG. 1 .
  • FIG. 3 is a block diagram illustrating a write path of the multi-port memory device shown in FIG. 1 .
  • FIG. 4 is a block diagram illustrating a multi-port memory device according to an embodiment of the invention.
  • FIG. 5 is a block diagram illustrating a read path of the multi-port memory device shown in FIG. 4 .
  • FIG. 6 is a block diagram illustrating a write path of the multi-port memory device shown in FIG. 4 .
  • FIG. 4 is a block diagram illustrating a multi-port memory device according to an embodiment of the invention.
  • the example multi-port memory device 40 of FIG. 4 includes first stacked banks, bank 0 400 and bank 1 401 , second stacked banks, bank 2 402 and bank 3 403 , data line sense amplifiers IO SA 410 and IO SA 412 , data line drivers IO DRV 420 and IO DRV 422 , write buffers 430 , 432 , 434 , and 436 , read buffers 440 , 442 , 444 , and 446 , and ports port 0 450 , port 1 452 , port 2 454 , and port 3 456 .
  • the first write buffer 430 and a first read buffer 440 are connected to the port 0 450
  • the second write buffer 432 and a second read buffer 442 are connected to the port 1 452
  • the third write buffer 434 and a third read buffer 444 are connected to the port 2 454
  • the fourth write buffer 436 and a fourth read buffer 446 are connected to the port 3 456 .
  • FIG. 5 is an example block diagram for explaining a read path of the multi-port memory device 40 shown in FIG. 4 .
  • 512 bit memory cell data read from the bank 0 400 and the bank 1 401 are transferred to the first data line sense amplifier 410 through the first global data lines GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >.
  • the 512 bit memory cell data read from the bank 2 402 and the bank 3 403 is transferred to the second data line sense amplifier 412 through the second global data lines GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >.
  • the first data line sense amplifier 410 is connected to the read buffers 440 , 442 , 444 , and 446 through the first read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >.
  • the second data line sense amplifier 412 is connected to the read buffers 440 , 442 , 444 , and 446 through the second read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >.
  • the 512 bit memory cell data selected in the bank 0 400 and the bank 1 401 is sensed and amplified by the first data line sense amplifier 410 and is stored in one of the read buffers 440 , 442 , 444 , or 446 , for example, in the first read buffer 440 through the first read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >.
  • the 512 bit memory cell data selected in the bank 2 402 and bank 3 403 is sensed and amplified by the second data lines sense amplifier 412 , and is stored in another one of the read buffers 440 , 442 , 444 , or 446 , for example, in the second read buffer 442 through the second read data lines RDL ⁇ 0 >, RDL ⁇ 1 >, RDL ⁇ 2 >, . . . , RDL ⁇ 511 >.
  • the 512 bit data stored in the first read buffer 440 is sequentially output through the port 0 450 and the 512 bit data stored in the second read buffer 442 is sequentially output through the port 1 452 .
  • the memory cell data read from the bank 0 400 and bank 1 401 is accessed and is output through the first read buffer 440 and the port 0 450
  • the memory cell data read from the bank 2 402 and the bank 3 403 can be accessed and is output through the second read buffer 442 and the port 1 452 simultaneously.
  • a conventional multi-port memory device 10 shown in FIG. 1 since the stacked bank 0 100 and bank 1 101 , and the bank 2 102 and bank 3 103 cannot be accessed independently, this limits a data read speed of the multi-port memory device 10 .
  • a reading speed of the multi-port memory device 40 increases.
  • FIG. 6 is an example block diagram for describing a write path of the multi-port memory device 40 .
  • write data received through the port 450 is sequentially stored in the first write buffer 430 and constructs 512 bit data.
  • the 512 bit data stored in the first write data buffer 430 is transferred, for example, to the first data line driver 420 through the first write data lines WDL ⁇ 0 >, WDL ⁇ 1 >, WDL ⁇ 2 >, . . . , WDL ⁇ 511 >.
  • write data received through the port 1 452 is sequentially stored in the second write buffer 432 and constructs 512 bit data.
  • the 512 bit data stored in the second write data buffer 432 is transferred, for example, to the second data line driver 422 through the second write data lines WDL ⁇ 0 >, WDL ⁇ 1 >, WDL ⁇ 2 >, . . . , WDL ⁇ 511 >.
  • the first data line driver 420 is connected to the bank 0 400 or bank 1 402 through the first global data lines GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >and stores the write data in a selected bank, for example, in the 512 memory cell of the bank 0 400 .
  • the second data line driver 422 is connected to the bank 2 402 or bank 3 403 through the second global data line GIO ⁇ 0 >, GIO ⁇ 1 >, GIO ⁇ 2 >, . . . , GIO ⁇ 511 >and stores the write data in a selected bank, for example, in the 512 memory cells of the bank 2 402 .
  • the write data received through the port 0 450 and the first write buffer 430 is accessed to the memory cells of the bank 0 400 or bank 1 401 and is stored therein
  • the write data received through the port 1 452 and the second write buffer 432 is accessed to the memory cells of the bank 3 402 or bank 3 403 and is stored therein. Therefore, according to this embodiment of the present invention, the stacked bank 0 400 and bank 1 401 , and the bank 2 402 and bank 3 403 are accessed independently, which means that a data write speed of the multi-port memory device 40 increases.
  • a multi-port memory device including: a number of ports; a plurality of stacked banks two or more of which share one data line sense amplifier, each stacked bank including a plurality of memory cells; data line sense amplifiers, which are connected respectively between the stacked banks and read buffers and sense data read from memory cells of a selected bank among the stacked banks; read buffers, which are connected respectively to the ports, store memory cell data output from the data line sense amplifiers, and output the stored data to the ports; and read data lines which connect the data line sense amplifiers with the read buffers, respectively.
  • the data line sense amplifiers sense data read in parallel from the memory cells of the selected bank among the stacked banks.
  • the read buffers output the memory cell data output from the data line sense amplifiers in serial to the ports.
  • a multi-port memory device including: a number of ports; a number of stacked banks two or more of which share one data line driver, each stacked bank including a plurality of memory cells; write buffers, which are connected respectively to the ports and store write data received through the ports; data line drivers, which are connected respectively between the stacked banks and the write buffers and drive the write data using memory cells of a selected bank among the stacked banks; and write data lines which connect the data line drivers with the write buffers, respectively.
  • the write buffers convert and store write data received in serial through the ports in a parallel form. Additionally, the data line drivers can drive the write data in parallel using the memory cells of the selected bank among the stacked banks.
  • a multi-port memory device including: a number of ports which input or output data bidirectionally; a number of stacked banks two or more of which share one data line sense amplifier and one data line driver, each stacked bank including a number of memory cells; data line sense amplifiers, which are connected between the stacked banks and read buffers and sense data read from memory cells of a selected bank among the stacked banks; data line drivers, which are connected respectively between the stacked banks and write buffers and drive write data using memory cells of a selected bank among the stacked banks; read buffers, which are connected respectively to the ports, store memory cell data output from the data line sense amplifiers, and output the stored memory cell data to the ports; write buffers, which are connected respectively to the ports and store write data received through the ports; read data lines which connect the data line sense amplifiers with the read buffers, respectively; and write data lines which connect the data line drivers with the write buffers, respectively.

Abstract

A multi-port memory device with stacked banks is provided. The multi-port memory device includes a number of ports, and a plurality of stacked banks, two or more of which share one data line sense amplifier. Each stacked bank includes a plurality of memory cells. Data line sense amplifiers are connected respectively between the stacked banks and read buffers to sense data read from memory cells of a selected bank among the stacked banks. The read buffers are connected respectively to the ports, store memory cell data output from the data line sense amplifiers, and output the stored data to the ports. Read data lines connect the data line sense amplifiers with the read buffers, respectively. Write buffers are connected respectively to the ports, and convert and store write data received in serial through the ports in a parallel form. Write data lines connect the data line drivers with the write buffers, respectively. Accordingly, since a plurality of stacked banks can be accessed independently and can perform reading and writing operations independently, a data throughput increases and a data reading speed and data writing speed are improved.

Description

BACKGROUND OF THE INVENTION
This application claims the priority of Korean Patent Application No. 2003-35606, filed on Jun. 3, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
1. Field of the Invention
This disclosure relates to a multi-port memory device, and more particularly, to a multi-port memory device in which each of stacked banks is operated independently.
2. Description of the Related Art
In a general dual-port memory device, a pair of data is read from a memory cell array through an output port and simultaneously is written to the memory cell array through an input port. Such a dual-port memory device can be used as a video memory device for video cameras, etc. However, since the dual-port memory device has a limited number of ports allowing simultaneous access, a multi-port memory device capable of reserving a required number of ports as necessary is required to achieve high-functionality and high definition.
The multi-port memory device performs a bank access operation independently through a multi-channel. An operation speed of the multi-port memory device is dependent on the independent bank access operation and independent reading and writing operations. The independent reading and writing operations are closely related to a data line structure in the multi-port memory device.
FIG. 1 is a view for explaining an internal structure of a conventional multi-port memory device. Referring to FIG. 1, a multi-port memory device 10 includes a number of banks bank0 100, bank1 101, bank2 102, and bank3 103; data line sense amplifiers IO SA 110 and IO SA 112; data line drivers IO DRV 120 and IO DRV 122; write buffers 130, 132, 134, and 136; read buffers 140, 142, 144, and 146; and a number of ports port0 150, port1 152, port2 154, and port3 156. The bank0 100, bank1 101, bank2 102, and bank3 103 form a stacked bank structure. Multi-bit data, for example, 512 bit data is input or output through the ports 150, 152, 154, and 156.
The bank0 100 and bank1 101 are connected to a first data line sense amplifier 110 or a first data line driver 120 through first global data lines GIO<i>, i=0, 1, 2, . . . , 511. The bank2 102 and bank3 103 are connected to a second data line sense amplifier 112 or a second data line driver 122 through second global data lines GIO<j>, j=0, 1, 2, . . . , 511. The data line sense amplifiers 110 and 112 are connected to the read buffers 140, 142, 144, and 146 through read data lines RDL. The read buffers 140, 142, 144, and 146 are connected to the ports 150, 152, 154, and 156, respectively. The data line drivers 120 and 122 are connected to the write buffers 130, 132, 134, and 136 through a write data line WDL. The write buffers 130, 132, 134, and 136 are connected to the ports 150, 152, 154, and 156, respectively.
The reading and writing operations of the multi-bank memory device 10 having the above-described structure are described below. FIG. 2 is a block diagram for explaining a read data path of the multi-bank memory device 10. Referring to FIG. 2, 512 bit memory cell data read form the bank0 100 and bank1 101 is transferred to the first data line sense amplifier 110 through first global data lines GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>. 512 bit memory cell data read from the bank2 102 and bank3 103 is transferred to the second data line sense amplifier 112 through the second global data lines GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>. The first data line sense amplifier 110 and the second data line sense amplifier 112 share read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>.
Since the first and the second data line sense amplifiers 110 and 112 share the read data lines RDL, only one of the first and the second data line sense amplifiers 110 and 112 is selectively connected to the read buffers 140, 142, 144, and 146. If the first data line sense amplifier 110 is connected to the read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>, the 512 bit memory cell data selected in the bank0 100 and bank1 101 is sensed and amplified by the first data line sense amplifier 110 and is stored in one of the read buffers 140, 142, 144, and 146. For example, it can be stored in the first read buffer 150 through the read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>. The 512 bit data stored in the first read buffer 140 can then be sequentially output through the port0 150.
Here, while the memory cell data read from the bank0 100 and bank1 101 is accessed and is output through the read buffer 140 and the port0 150, memory cell data of the bank2 102 and the bank3 103 cannot be accessed.
FIG. 3 is a block diagram for explaining a write data path of the multi-port memory device shown in FIG. 1. Referring to FIG. 3, similar to the read data path of FIG. 2, for example, write data received through the port0 150 is sequentially stored in a first write buffer 130 and constructs 512 bit data. The 512 bit data stored in the first write data buffer 130 is transferred, for example, to a first data line driver 120 through write data lines WDL<0>, WDL<1>, WDL<2>, . . . , WDL<511>. The first data line driver 120 is connected to the bank0 100 or bank1 101 through the global data lines GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>, and stores the write data in a selected bank, for example, in the 512 memory cells of the bank0 100.
Similar to the read operation, while the write data received through the port0 150 and the write buffer 130 is accessed to the memory cells of the bank0 100 or the bank1 101 and is stored therein, the write data cannot access the memory cells of the bank2 102 and bank3 103.
As described above, since in the conventional multi-port memory device 10, the stacked bank0 100 and bank1 101, and the bank2 102 and bank3 103 cannot be accessed independently, a limitation exists in a data read speed and data write speed. For this reason, a multi-port memory device having a stacked bank structure allowing independent access and capable of performing independent reading and writing operations is necessary.
Embodiments of the invention address these and other limitations in the prior art.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide a multi-port memory device having a stacked bank structure allowing independent access. Therefore, according to multi-port memory devices of the present invention, since each of a plurality of stacked banks can be accessed independently and can read or write data independently, a data throughput increases and a data reading speed and data writing speed are improved.
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
FIG. 1 is a block diagram illustrating a conventional multi-port memory device.
FIG. 2 is a block diagram illustrating a read path of the multi-port memory device shown in FIG. 1.
FIG. 3 is a block diagram illustrating a write path of the multi-port memory device shown in FIG. 1.
FIG. 4 is a block diagram illustrating a multi-port memory device according to an embodiment of the invention.
FIG. 5 is a block diagram illustrating a read path of the multi-port memory device shown in FIG. 4.
FIG. 6 is a block diagram illustrating a write path of the multi-port memory device shown in FIG. 4.
 DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of the present invention will be described in detail with reference to the appended drawings. Similar components in the respective drawings are denoted by the same reference number.
For convenience of descriptions, the embodiments of the present invention are described for a multi-port memory device including four ports and two stacked banks. It will be understood by those of ordinary skill in the art that various changes in the number of ports and stack banks may be made based on this specification.
FIG. 4 is a block diagram illustrating a multi-port memory device according to an embodiment of the invention. The example multi-port memory device 40 of FIG. 4 includes first stacked banks, bank0 400 and bank1 401, second stacked banks, bank2 402 and bank3 403, data line sense amplifiers IO SA 410 and IO SA 412, data line drivers IO DRV 420 and IO DRV 422, write buffers 430, 432, 434, and 436, read buffers 440, 442, 444, and 446, and ports port0 450, port1 452, port2 454, and port3 456.
The bank0 400 and bank1 401 are connected to the first data line sense amplifier 410 and a first data line driver 420 through first global data lines GIO<i>, i=0–511. The bank2 402 and bank3 403 are connected to a second data line sense amplifier 412 and a second data line driver 422 through second global data lines GIO<j>, j=0–511. The first and the second data line sense amplifiers 410 and 412 are connected to the read buffers 440, 442, 444, and 446 through first read data lines RDL<i>, i=0–511 and second read data lines RDL<j>, j=1–511.
The first and the second data line drivers 420 and 422 are connected to the write buffers 430, 432, 434, and 436 through first write data lines WDL<i>, i=1–511 and second write data lines WDL<j>, j=0–511. The first write buffer 430 and a first read buffer 440 are connected to the port0 450, the second write buffer 432 and a second read buffer 442 are connected to the port1 452, the third write buffer 434 and a third read buffer 444 are connected to the port2 454, and the fourth write buffer 436 and a fourth read buffer 446 are connected to the port3 456.
The multi-port memory device 40 of FIG. 4 further includes the second read data lines RDL<j>, j=0–511 connected between the first and the second data line sense amplifiers 410 and 412 and the read buffers 440, 442, 444, and 446; and the second write data lines WDL<j>, j=0–511 connected between the first and the second data line drivers 420 and 422 and the write buffers 430, 432, 434, and 436, compared to the multi-port memory device 10 of FIG. 1.
The first and the second read data lines RDL<i>, RDL<j>, i, j=0–511 connected respectively to the data line sense amplifier 410 and 412, and the first and the second write data lines WDL<i>, WDL<j>, i,j=0–511 connected respectively to the data line drivers 420 and 422 are provided to allow independently operation of the data line sense amplifiers 410 and 412 and the data line drivers 420 and 422.
The reading and writing operations of the multi-port memory device 40 according to this embodiment of the present invention are described below with reference to FIGS. 5 and 6.
FIG. 5 is an example block diagram for explaining a read path of the multi-port memory device 40 shown in FIG. 4. Referring to FIG. 5, 512 bit memory cell data read from the bank0 400 and the bank1 401 are transferred to the first data line sense amplifier 410 through the first global data lines GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>. The 512 bit memory cell data read from the bank2 402 and the bank3 403 is transferred to the second data line sense amplifier 412 through the second global data lines GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>. The first data line sense amplifier 410 is connected to the read buffers 440, 442, 444, and 446 through the first read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>. The second data line sense amplifier 412 is connected to the read buffers 440, 442, 444, and 446 through the second read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>.
The 512 bit memory cell data selected in the bank0 400 and the bank1 401 is sensed and amplified by the first data line sense amplifier 410 and is stored in one of the read buffers 440, 442, 444, or 446, for example, in the first read buffer 440 through the first read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>. The 512 bit memory cell data selected in the bank2 402 and bank3 403 is sensed and amplified by the second data lines sense amplifier 412, and is stored in another one of the read buffers 440, 442, 444, or 446, for example, in the second read buffer 442 through the second read data lines RDL<0>, RDL<1>, RDL<2>, . . . , RDL<511>. The 512 bit data stored in the first read buffer 440 is sequentially output through the port0 450 and the 512 bit data stored in the second read buffer 442 is sequentially output through the port1 452.
Here, while the memory cell data read from the bank0 400 and bank1 401 is accessed and is output through the first read buffer 440 and the port0 450, the memory cell data read from the bank2 402 and the bank3 403 can be accessed and is output through the second read buffer 442 and the port1 452 simultaneously. In a conventional multi-port memory device 10 shown in FIG. 1, since the stacked bank0 100 and bank1 101, and the bank2 102 and bank3 103 cannot be accessed independently, this limits a data read speed of the multi-port memory device 10. However, in this embodiment of the present invention, since the stacked bank0 400 and bank1 401, and the bank2 402 and bank3 403 can be accessed independently, a reading speed of the multi-port memory device 40 increases.
FIG. 6 is an example block diagram for describing a write path of the multi-port memory device 40. Referring to FIG. 6, write data received through the port 450 is sequentially stored in the first write buffer 430 and constructs 512 bit data. The 512 bit data stored in the first write data buffer 430 is transferred, for example, to the first data line driver 420 through the first write data lines WDL<0>, WDL<1>, WDL<2>, . . . , WDL<511>. Meanwhile, for example, write data received through the port1 452 is sequentially stored in the second write buffer 432 and constructs 512 bit data. The 512 bit data stored in the second write data buffer 432 is transferred, for example, to the second data line driver 422 through the second write data lines WDL<0>, WDL<1>, WDL<2>, . . . , WDL<511>.
The first data line driver 420 is connected to the bank0 400 or bank1 402 through the first global data lines GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>and stores the write data in a selected bank, for example, in the 512 memory cell of the bank0 400. The second data line driver 422 is connected to the bank2 402 or bank3 403 through the second global data line GIO<0>, GIO<1>, GIO<2>, . . . , GIO<511>and stores the write data in a selected bank, for example, in the 512 memory cells of the bank2 402.
Similar to the reading operation, while the write data received through the port0 450 and the first write buffer 430 is accessed to the memory cells of the bank0 400 or bank1 401 and is stored therein, the write data received through the port1 452 and the second write buffer 432 is accessed to the memory cells of the bank3 402 or bank3 403 and is stored therein. Therefore, according to this embodiment of the present invention, the stacked bank0 400 and bank1 401, and the bank2 402 and bank3 403 are accessed independently, which means that a data write speed of the multi-port memory device 40 increases.
Although implementations of the invention can take many forms, particular embodiments are described below as example embodiments. Of course, the inventive concepts contained herein are not limited to these preferred embodiments.
According to an aspect of the present invention, there is provided a multi-port memory device including: a number of ports; a plurality of stacked banks two or more of which share one data line sense amplifier, each stacked bank including a plurality of memory cells; data line sense amplifiers, which are connected respectively between the stacked banks and read buffers and sense data read from memory cells of a selected bank among the stacked banks; read buffers, which are connected respectively to the ports, store memory cell data output from the data line sense amplifiers, and output the stored data to the ports; and read data lines which connect the data line sense amplifiers with the read buffers, respectively. The data line sense amplifiers sense data read in parallel from the memory cells of the selected bank among the stacked banks. The read buffers output the memory cell data output from the data line sense amplifiers in serial to the ports.
According to another aspect of the present invention, there is provided a multi-port memory device including: a number of ports; a number of stacked banks two or more of which share one data line driver, each stacked bank including a plurality of memory cells; write buffers, which are connected respectively to the ports and store write data received through the ports; data line drivers, which are connected respectively between the stacked banks and the write buffers and drive the write data using memory cells of a selected bank among the stacked banks; and write data lines which connect the data line drivers with the write buffers, respectively. The write buffers convert and store write data received in serial through the ports in a parallel form. Additionally, the data line drivers can drive the write data in parallel using the memory cells of the selected bank among the stacked banks.
According to still another aspect of the present invention, there is provided a multi-port memory device including: a number of ports which input or output data bidirectionally; a number of stacked banks two or more of which share one data line sense amplifier and one data line driver, each stacked bank including a number of memory cells; data line sense amplifiers, which are connected between the stacked banks and read buffers and sense data read from memory cells of a selected bank among the stacked banks; data line drivers, which are connected respectively between the stacked banks and write buffers and drive write data using memory cells of a selected bank among the stacked banks; read buffers, which are connected respectively to the ports, store memory cell data output from the data line sense amplifiers, and output the stored memory cell data to the ports; write buffers, which are connected respectively to the ports and store write data received through the ports; read data lines which connect the data line sense amplifiers with the read buffers, respectively; and write data lines which connect the data line drivers with the write buffers, respectively.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (20)

1. A multi-port memory device comprising:
a plurality of buffers;
a plurality of stacked banks, each of the plurality of stacked banks including a plurality of memory cells;
data line sense amplifiers respectively coupled between the plurality of stacked banks and the plurality of buffers, the data line sense amplifiers structured to sense data read from memory cells of selected banks of the plurality of stacked banks; and
a plurality of read data lines which respectively couple the data line sense amplifiers to the plurality of buffers, the plurality of read data lines structured to simultaneously transmit data from the data line sense amplifiers to the plurality of buffers.
2. The multi-port memory device of claim 1, wherein the data line sense amplifiers are structured to sense data read in parallel from the memory cells of the selected bank.
3. The multi-port memory device of claim 1 further comprising a plurality of ports respectively coupled to the plurality of buffers, and wherein the plurality of buffers are structured to output the memory cell data from the data line sense amplifiers in serial to the plurality of ports.
4. A multi-port memory device comprising:
a plurality of ports;
a plurality of stacked banks two or more of which share one data line driver, each stacked bank including a plurality of memory cells;
a plurality of write buffers coupled respectively to the ports and structured to store write data received through the ports;
data line drivers coupled respectively between the stacked banks and the plurality of write buffers and structured to drive the write data using memory cells of a selected bank among the plurality of stacked banks; and
write data lines respectively coupling the data line drivers to the plurality of write buffers.
5. The multi-port memory device of claim 4, wherein the write buffers are structured to convert and store write data received in serial through the ports in a parallel form.
6. The multi-port memory device of claim 4, wherein the data line drivers are structured to simultaneously drive the write data on the write data lines to the plurality of write buffers.
7. A multi-port memory device comprising:
a plurality of bi-directional data ports;
a plurality of stacked banks, each stacked bank including a plurality of memory cells;
data line sense amplifiers respectively coupled to the plurality of stacked banks and structured to sense data read from memory cells of a selected bank of the plurality of stacked banks;
data line drivers respectively coupled between the stacked banks and write buffers and structured to drive write data using memory cells of a selected bank of the plurality of stacked banks;
a plurality of read buffers respectively coupled to the plurality of ports, the buffers structured to store memory cell data output from the data line sense amplifiers, and to output the stored memory cell data to the plurality of ports;
a plurality of write buffers respectively coupled to the ports and structured to store write data received through the ports;
read data lines that couple the data line sense amplifiers to the plurality of read buffers, wherein first data transmitted between a first sense amplifier and a first read buffer is transmitted simultaneously with second data transmitted between a second sense amplifier and a second read buffer; and
write data lines that couple the data line drivers to the plurality of write buffers, wherein third data transmitted between a first write buffer and a first data line driver is transmitted simultaneously with fourth data transmitted between a second write buffer and a second data line driver.
8. The multi-port memory device of claim 7, wherein the data line sense amplifiers sense data read in parallel from the memory cells of the selected bank.
9. The multi-port memory device of claim 7, wherein the read buffers output the memory cell data output from the data line sense amplifiers in serial to the ports.
10. The multi-port memory device of claim 7, wherein the write buffers are structured to convert and store write data received in serial through the ports in a parallel form.
11. The multi-port memory device of claim 7, wherein the data line drivers are structured to drive the write data in parallel using the memory cells of the selected bank among the stacked banks.
12. A method comprising:
reading data from memory cells within stacked banks;
sensing data with at least two data line sense amplifiers; and
simultaneously transmitting the sensed data from at least two data line sense amplifiers to at least two buffers, respectively.
13. The method of claim 12 further comprising transmitting data from the at least two buffers to ports.
14. The method of claim 13, wherein transmitting data from the at least two buffers to ports comprises serially transmitting data.
15. The method of claim 12 further comprising writing data from the at least two buffers to data line drivers over a write data line.
16. A method comprising:
transmitting a first data to a port in a multi-port memory;
transmitting a second data to a different port in the multi-port memory;
storing the first data in memory cells within stacked banks in the multi-port memory; and
storing the second data in different memory cells within the stacked banks in the multi-port memory,
wherein storing the first data and storing the second data occurs simultaneously.
17. The method of claim 16, wherein transmitting the first data comprises serially transmitting data.
18. The method of claim 16, wherein transmitting the first data comprises transmitting data in parallel.
19. The method of claim 16 further comprising, accessing the first data in memory cells while concurrently accessing the second data in different memory cells.
20. A method comprising:
selecting first memory cell data to be read from a first memory cell in a plurality of stacked memory banks;
selecting second memory cell data to be read from a second memory cell in the plurality of stacked memory banks;
sensing and amplifying the first memory cell data with a first sense amplifier connected to a first buffer;
sensing and amplifying the second memory cell data with a second sense amplifier connected to a second buffer; and
storing the first memory cell data in the first buffer and the second memory cell data in the second buffer, wherein the first and second memory cell data is respectively stored to the first and second memory buffers substantially simultaneously.
US10/858,659 2003-06-03 2004-06-01 Multi-port memory device with stacked banks Active 2024-12-23 US7120081B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR2003-35606 2003-06-03
KR1020030035606A KR100546331B1 (en) 2003-06-03 2003-06-03 Multi-Port memory device with stacked banks

Publications (2)

Publication Number Publication Date
US20040246807A1 US20040246807A1 (en) 2004-12-09
US7120081B2 true US7120081B2 (en) 2006-10-10

Family

ID=33487851

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/858,659 Active 2024-12-23 US7120081B2 (en) 2003-06-03 2004-06-01 Multi-port memory device with stacked banks

Country Status (5)

Country Link
US (1) US7120081B2 (en)
JP (1) JP2004362760A (en)
KR (1) KR100546331B1 (en)
DE (1) DE102004027882A1 (en)
TW (1) TWI256647B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070073981A1 (en) * 2005-09-29 2007-03-29 Hynix Semiconductor Inc Multi-port memory device with serial input/output interface
US20080077747A1 (en) * 2006-09-21 2008-03-27 Hynix Semiconductor Inc. Multi-port memory device
US20090122632A1 (en) * 2007-11-09 2009-05-14 Hynix Semiconductor, Inc. Stack bank type semiconductor memory apparatus capable of improving alignment margin
US20110170362A1 (en) * 2010-01-14 2011-07-14 Renesas Electronics Corporation Semiconductor integrated circuit
US20130148450A1 (en) * 2011-12-07 2013-06-13 Xilinx, Inc. Contention-free memory arrangement
US11416425B2 (en) 2019-10-10 2022-08-16 SK Hynix Inc. Memory

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100611404B1 (en) * 2004-07-27 2006-08-11 주식회사 하이닉스반도체 Main Amplifier and Semi-conductor Device
US7209405B2 (en) * 2005-02-23 2007-04-24 Micron Technology, Inc. Memory device and method having multiple internal data buses and memory bank interleaving
KR100670707B1 (en) 2005-03-31 2007-01-17 주식회사 하이닉스반도체 Multi-port memory device
US8429319B2 (en) 2005-09-28 2013-04-23 Hynix Semiconductor Inc. Multi-port memory device with serial input/output interface
KR100815176B1 (en) * 2005-09-28 2008-03-19 주식회사 하이닉스반도체 Multi port memory device
KR100721581B1 (en) 2005-09-29 2007-05-23 주식회사 하이닉스반도체 Multi port memory device with serial input/output interface
US7652922B2 (en) 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
TWI543185B (en) 2005-09-30 2016-07-21 考文森智財管理公司 Memory with output control and system thereof
US11948629B2 (en) 2005-09-30 2024-04-02 Mosaid Technologies Incorporated Non-volatile memory device with concurrent bank operations
KR100735612B1 (en) * 2005-12-22 2007-07-04 삼성전자주식회사 Multi-path accessible semiconductor memory device
US20070150667A1 (en) * 2005-12-23 2007-06-28 Intel Corporation Multiported memory with ports mapped to bank sets
JP2007200512A (en) * 2006-01-30 2007-08-09 Renesas Technology Corp Semiconductor memory device
KR100695436B1 (en) * 2006-04-13 2007-03-16 주식회사 하이닉스반도체 Multi port memory device with serial input/output interface and method for controlling operation mode thereof
KR100781129B1 (en) * 2006-06-05 2007-11-30 엠텍비젼 주식회사 Multi-port memory and method for outputing data from the same
KR100790446B1 (en) 2006-06-30 2008-01-02 주식회사 하이닉스반도체 Semiconductor memory device with stack bank architecture
KR100837811B1 (en) 2006-11-15 2008-06-13 주식회사 하이닉스반도체 Data Transformation Circuit and Semiconductor Memory Apparatus Using The Same
KR100871083B1 (en) * 2007-02-27 2008-11-28 삼성전자주식회사 Layout structure for semiconductor memory device having IO SA
KR100990140B1 (en) * 2007-09-28 2010-10-29 주식회사 하이닉스반도체 Semiconductor memory device
US7817491B2 (en) 2007-09-28 2010-10-19 Hynix Semiconductor Inc. Bank control device and semiconductor device including the same
US8181003B2 (en) * 2008-05-29 2012-05-15 Axis Semiconductor, Inc. Instruction set design, control and communication in programmable microprocessor cores and the like
WO2011161798A1 (en) * 2010-06-24 2011-12-29 富士通株式会社 Semiconductor storage device and method for controlling semiconductor storage device
CN102880569B (en) * 2012-09-19 2015-12-16 重庆望江工业有限公司 Many intelligent cells control system and control method thereof
US11120884B2 (en) 2015-09-30 2021-09-14 Sunrise Memory Corporation Implementing logic function and generating analog signals using NOR memory strings
US9842651B2 (en) 2015-11-25 2017-12-12 Sunrise Memory Corporation Three-dimensional vertical NOR flash thin film transistor strings
US10121553B2 (en) * 2015-09-30 2018-11-06 Sunrise Memory Corporation Capacitive-coupled non-volatile thin-film transistor NOR strings in three-dimensional arrays
US9892800B2 (en) 2015-09-30 2018-02-13 Sunrise Memory Corporation Multi-gate NOR flash thin-film transistor strings arranged in stacked horizontal active strips with vertical control gates
KR20200015743A (en) 2017-06-20 2020-02-12 선라이즈 메모리 코포레이션 3D NOR memory array architecture and its manufacturing method
US11180861B2 (en) 2017-06-20 2021-11-23 Sunrise Memory Corporation 3-dimensional NOR string arrays in segmented stacks
US10692874B2 (en) 2017-06-20 2020-06-23 Sunrise Memory Corporation 3-dimensional NOR string arrays in segmented stacks
US10608008B2 (en) 2017-06-20 2020-03-31 Sunrise Memory Corporation 3-dimensional nor strings with segmented shared source regions
US10896916B2 (en) 2017-11-17 2021-01-19 Sunrise Memory Corporation Reverse memory cell
US10475812B2 (en) 2018-02-02 2019-11-12 Sunrise Memory Corporation Three-dimensional vertical NOR flash thin-film transistor strings
US11069696B2 (en) 2018-07-12 2021-07-20 Sunrise Memory Corporation Device structure for a 3-dimensional NOR memory array and methods for improved erase operations applied thereto
US11751391B2 (en) 2018-07-12 2023-09-05 Sunrise Memory Corporation Methods for fabricating a 3-dimensional memory structure of nor memory strings
US10741581B2 (en) 2018-07-12 2020-08-11 Sunrise Memory Corporation Fabrication method for a 3-dimensional NOR memory array
TWI713195B (en) 2018-09-24 2020-12-11 美商森恩萊斯記憶體公司 Wafer bonding in fabrication of 3-dimensional nor memory circuits and integrated circuit formed therefrom
EP3891780A4 (en) 2018-12-07 2022-12-21 Sunrise Memory Corporation Methods for forming multi-layer vertical nor-type memory string arrays
US11670620B2 (en) 2019-01-30 2023-06-06 Sunrise Memory Corporation Device with embedded high-bandwidth, high-capacity memory using wafer bonding
EP3925004A4 (en) 2019-02-11 2023-03-08 Sunrise Memory Corporation Vertical thin-film transistor and application as bit-line connector for 3-dimensional memory arrays
JP2020166346A (en) * 2019-03-28 2020-10-08 ラピスセミコンダクタ株式会社 Semiconductor memory device
TWI747369B (en) 2019-07-09 2021-11-21 美商森恩萊斯記憶體公司 Process for a 3-dimensional array of horizontal nor-type memory strings
US11917821B2 (en) 2019-07-09 2024-02-27 Sunrise Memory Corporation Process for a 3-dimensional array of horizontal nor-type memory strings
WO2021127218A1 (en) 2019-12-19 2021-06-24 Sunrise Memory Corporation Process for preparing a channel region of a thin-film transistor
US11580038B2 (en) 2020-02-07 2023-02-14 Sunrise Memory Corporation Quasi-volatile system-level memory
WO2021159028A1 (en) 2020-02-07 2021-08-12 Sunrise Memory Corporation High capacity memory circuit with low effective latency
WO2021173209A1 (en) 2020-02-24 2021-09-02 Sunrise Memory Corporation High capacity memory module including wafer-section memory circuit
US11507301B2 (en) 2020-02-24 2022-11-22 Sunrise Memory Corporation Memory module implementing memory centric architecture
WO2021173572A1 (en) 2020-02-24 2021-09-02 Sunrise Memory Corporation Channel controller for shared memory access
US11705496B2 (en) 2020-04-08 2023-07-18 Sunrise Memory Corporation Charge-trapping layer with optimized number of charge-trapping sites for fast program and erase of a memory cell in a 3-dimensional NOR memory string array
US11937424B2 (en) 2020-08-31 2024-03-19 Sunrise Memory Corporation Thin-film storage transistors in a 3-dimensional array of nor memory strings and process for fabricating the same
US11842777B2 (en) 2020-11-17 2023-12-12 Sunrise Memory Corporation Methods for reducing disturb errors by refreshing data alongside programming or erase operations
US11848056B2 (en) 2020-12-08 2023-12-19 Sunrise Memory Corporation Quasi-volatile memory with enhanced sense amplifier operation
TW202310429A (en) 2021-07-16 2023-03-01 美商日升存儲公司 3-dimensional memory string array of thin-film ferroelectric transistors
CN117373508A (en) * 2022-06-30 2024-01-09 深圳市中兴微电子技术有限公司 Multiport memory, read-write method and device of multiport memory

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010012232A1 (en) 2000-02-03 2001-08-09 Michiaki Nakayama Semiconductor integrated circuit
US6603683B2 (en) * 2001-06-25 2003-08-05 International Business Machines Corporation Decoding scheme for a stacked bank architecture
US20040205305A1 (en) * 2003-03-13 2004-10-14 Marvell International Ltd. Multiport memory architecture, devices and systems including the same, and methods of using the same
US20050047255A1 (en) * 2003-08-29 2005-03-03 Byung-Il Park Multi-port memory device
US6940753B2 (en) * 2002-09-24 2005-09-06 Sandisk Corporation Highly compact non-volatile memory and method therefor with space-efficient data registers

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63269393A (en) * 1987-04-28 1988-11-07 Matsushita Electric Ind Co Ltd Semiconductor storage cell with multiple port
JP2500740B2 (en) * 1993-04-06 1996-05-29 日本電気株式会社 Dual port memory
JP3523004B2 (en) * 1997-03-19 2004-04-26 株式会社東芝 Synchronous random access memory
JP4000233B2 (en) * 1998-06-03 2007-10-31 富士通株式会社 Semiconductor memory device and data bus control method
JP2000182370A (en) * 1998-12-16 2000-06-30 Toshiba Corp Semiconductor memory
JP2000215659A (en) * 1999-01-27 2000-08-04 Fujitsu Ltd Semiconductor memory and information processor
KR100326086B1 (en) * 2000-02-03 2002-03-07 윤종용 semiconductor memory device and precharge method thereof
JP2002109884A (en) * 2000-09-27 2002-04-12 Toshiba Corp Memory device
DE10054520C1 (en) * 2000-11-03 2002-03-21 Infineon Technologies Ag Data memory with several databanks has respective column control devices for different databanks arranged in common plane extending in row direction
KR100532433B1 (en) * 2003-05-07 2005-11-30 삼성전자주식회사 Apparatus and method for inputting/outputting data simultaneously through a single pad

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010012232A1 (en) 2000-02-03 2001-08-09 Michiaki Nakayama Semiconductor integrated circuit
US6430103B2 (en) * 2000-02-03 2002-08-06 Hitachi, Ltd. Semiconductor integrated circuit device with memory banks and read buffer capable of storing data read out from one memory bank when data of another memory bank is outputting
US20020176308A1 (en) 2000-02-03 2002-11-28 Michiaki Nakayama Semiconductor integrated circuit device with memory blocks and a write buffer capable of storing write data from an external interface
US6714477B2 (en) * 2000-02-03 2004-03-30 Hitachi, Ltd. Semiconductor integrated circuit device with memory blocks and a write buffer capable of storing write data from an external interface
US6603683B2 (en) * 2001-06-25 2003-08-05 International Business Machines Corporation Decoding scheme for a stacked bank architecture
US6940753B2 (en) * 2002-09-24 2005-09-06 Sandisk Corporation Highly compact non-volatile memory and method therefor with space-efficient data registers
US20040205305A1 (en) * 2003-03-13 2004-10-14 Marvell International Ltd. Multiport memory architecture, devices and systems including the same, and methods of using the same
US20050047255A1 (en) * 2003-08-29 2005-03-03 Byung-Il Park Multi-port memory device

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070073981A1 (en) * 2005-09-29 2007-03-29 Hynix Semiconductor Inc Multi-port memory device with serial input/output interface
US7616518B2 (en) * 2005-09-29 2009-11-10 Hynix Semiconductor Inc. Multi-port memory device with serial input/output interface
US20080077747A1 (en) * 2006-09-21 2008-03-27 Hynix Semiconductor Inc. Multi-port memory device
US7835219B2 (en) * 2006-09-21 2010-11-16 Hynix Semiconductor Inc. Multi-port memory device
US20090122632A1 (en) * 2007-11-09 2009-05-14 Hynix Semiconductor, Inc. Stack bank type semiconductor memory apparatus capable of improving alignment margin
US9123395B2 (en) 2007-11-09 2015-09-01 SK Hynix Inc. Stack bank type semiconductor memory apparatus capable of improving alignment margin
US20110170362A1 (en) * 2010-01-14 2011-07-14 Renesas Electronics Corporation Semiconductor integrated circuit
US8331172B2 (en) * 2010-01-14 2012-12-11 Renesas Electronics Corporation Semiconductor integrated circuit
US20130148450A1 (en) * 2011-12-07 2013-06-13 Xilinx, Inc. Contention-free memory arrangement
US8611175B2 (en) * 2011-12-07 2013-12-17 Xilinx, Inc. Contention-free memory arrangement
US11416425B2 (en) 2019-10-10 2022-08-16 SK Hynix Inc. Memory

Also Published As

Publication number Publication date
DE102004027882A1 (en) 2005-01-13
KR20040105007A (en) 2004-12-14
TW200519963A (en) 2005-06-16
TWI256647B (en) 2006-06-11
US20040246807A1 (en) 2004-12-09
JP2004362760A (en) 2004-12-24
KR100546331B1 (en) 2006-01-26

Similar Documents

Publication Publication Date Title
US7120081B2 (en) Multi-port memory device with stacked banks
TWI254943B (en) Multi-port memory device having serial I/O interface
JP2004362760A5 (en)
US7966446B2 (en) Memory system and method having point-to-point link
US7463535B2 (en) Memory modules and memory systems having the same
US8050130B2 (en) Semiconductor memory device and internal data transmission method thereof
US7965530B2 (en) Memory modules and memory systems having the same
US20080109627A1 (en) Nonvolatile Memory Device And Method For Accessing Nonvolatile Memory Device
KR100582821B1 (en) Multi-port memory device
US7580313B2 (en) Semiconductor memory device for reducing cell area
US5680365A (en) Shared dram I/O databus for high speed operation
US9472266B2 (en) Semiconductor device
US6023428A (en) Integrated circuit device having a memory array with segmented bit lines and method of operation
CN1941179B (en) Semiconductor memory device
US7042791B2 (en) Multi-port memory device with global data bus connection circuit
US7428168B2 (en) Semiconductor memory device sharing a data line sense amplifier and a write driver in order to reduce a chip size
US20060139986A1 (en) Nonvolatile ferroelectric memory device
US20040223365A1 (en) Semiconductor device and method for inputting/outputting data simultaneously through single pad
US20120005434A1 (en) Semiconductor memory apparatus
US7110306B2 (en) Dual access DRAM
KR100314129B1 (en) Semiconductor implementing bank and data input/output line architecture to reduce data input/output line loading
US6882554B2 (en) Integrated memory, and a method of operating an integrated memory
US20040223369A1 (en) Column decoder circuit and method for connecting data lines with bit lines in a semiconductor memory device
JP2001351378A (en) Dynamic semiconductor memory

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, SEUNG-HOON;REEL/FRAME:015429/0394

Effective date: 20040525

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12