搜尋 圖片 地圖 Play YouTube 新聞 Gmail 雲端硬碟 更多 »
登入
螢幕閱讀器使用者:按一下這個連結即可進入協助工具模式。協助工具模式的基本功能與普通模式相同,但與您的閱讀器搭配運作的效能更好。

專利

  1. 進階專利搜尋
公開號US9280429 B2
出版類型授權
申請書編號US 14/135,467
發佈日期2016年3月8日
申請日期2013年12月19日
優先權日期2013年11月27日
其他公開專利號US20150149825
公開號135467, 14135467, US 9280429 B2, US 9280429B2, US-B2-9280429, US9280429 B2, US9280429B2
發明人Gregg S. Lucas, Kenneth B. Delpapa, Robert W. Ellis
原專利權人Sandisk Enterprise Ip Llc
匯出書目資料BiBTeX, EndNote, RefMan
外部連結: 美國專利商標局, 美國專利商標局專利轉讓訊息, 歐洲專利局
Power fail latching based on monitoring multiple power supply voltages in a storage device
US 9280429 B2
摘要
The various embodiments described herein include systems, methods and/or devices used to enable power fail latching based on monitoring multiple power supply voltages in a storage device. In one aspect, the method includes: (1) determining whether a first power supply voltage provided to the storage device is out of range for a first time period, (2) determining whether a second power supply voltage provided to the storage device is out of range for a second time period, and (3) in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latching a power fail condition.
圖片(14)
Previous page
Next page
聲明所有權(26)
What is claimed is:
1. A method of protecting data in a storage device, the method comprising:
determining whether a first power supply voltage for the storage device provided to the storage device is out of range for a first time period;
determining whether a second power supply voltage for the storage device provided to the storage device is out of range for a second time period; and
in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latching a power fail condition, and in accordance with the power fail condition, performing a power fail operation, the power fail operation including:
transferring data held in volatile memory in the storage device to non-volatile memory in the storage device; and
removing power from a plurality of controllers of the storage device.
2. The method of claim 1, wherein the second power supply voltage is a voltage supplied for serial presence detect (SPD) functionality and the first power supply voltage is lower than the second power supply voltage.
3. The method of claim 1, wherein determining whether the first power supply voltage provided to the storage device is out of range includes:
monitoring the first power supply voltage;
comparing the first power supply voltage with an under-voltage threshold, the under-voltage threshold determined in accordance with a target value of the first power supply voltage; and
in accordance with a determination that the first power supply voltage is less than the under-voltage threshold, determining the first power supply voltage is out of range.
4. The method of claim 3, wherein determining the under-voltage threshold in accordance with the target value of the first power supply voltage includes:
determining a predefined percentage to use in determining the under-voltage threshold;
calculating a first value, the first value determined by multiplying the predefined percentage by the target value of the first power supply voltage;
calculating a second value, the second value determined by subtracting the first value from the target value of the first power supply voltage; and
setting the under-voltage threshold equal to the second value.
5. The method of claim 4, wherein the predefined percentage varies in accordance with the target value of the first power supply voltage.
6. The method of claim 4, wherein the predefined percentage is adjustable.
7. The method of claim 3, wherein the under-voltage threshold differs from the target value of the first power supply voltage by different percentages of the target value of the first power supply voltage when the target value of the first power supply voltage is equal to distinct, predefined first and second voltages.
8. The method of claim 1, wherein the first power supply voltage supports a higher level of performance by a supervisory controller of the storage device, when the supervisory controller is powered by the first power supply voltage, than a level of performance supported by the second power supply voltage when the supervisory controller is powered by the second power supply voltage.
9. The method of claim 1, further comprising:
subsequent to completion of the power fail operation:
determining whether the first power supply voltage provided to the storage device is within range;
determining whether the second power supply voltage provided to the storage device is within range; and
in accordance with a determination that both the first power supply voltage and the second power supply voltage are within range, clearing the latched power fail condition.
10. The method of claim 1, wherein the plurality of controllers on the storage device includes a memory controller and one or more flash controllers, the one or more flash controllers coupled by the memory controller to a host interface of the storage device.
11. The method of claim 10, wherein transferring data held in volatile memory to non-volatile memory includes:
transferring data from the memory controller to the one or more flash controllers; and
transferring data from the one or more flash controllers to the non-volatile memory.
12. The method of claim 1, wherein the power fail operation is performed to completion regardless of whether the first power supply voltage or the second power supply voltage returns to within range after the first and second time periods, respectively.
13. The method of claim 1, wherein the storage device includes an energy storage device, and the power fail operation is performed using power from the energy storage device.
14. The method of claim 13, wherein the energy storage device includes one or more capacitors.
15. The method of claim 1, wherein the non-volatile memory comprises one or more flash memory devices.
16. The method of claim 1, wherein the plurality of controllers on the storage device includes at least one non-volatile memory controller and at least one other memory controller other than the at least one non-volatile memory controller.
17. The method of claim 1, wherein one of the plurality of controllers on the storage device maps double data rate (DDR) interface commands to serial advance technology attachment (SATA) interface commands.
18. The method of claim 1, wherein the storage device includes a dual in-line memory module (DIMM) device.
19. The method of claim 1, including:
determining whether the first power supply voltage is lower than a first under-voltage threshold for a first under-voltage time period; and
determining whether the first power supply voltage is higher than a first over-voltage threshold for a first over-voltage time period.
20. The method of claim 1, including:
determining whether the second power supply voltage is lower than a second under-voltage threshold for a second under-voltage time period; and
determining whether the second power supply voltage is higher than a second over-voltage threshold for a second over-voltage time period.
21. A storage device, comprising:
an interface for operatively coupling the storage device with a host system;
the storage device configured to:
determine whether a first power supply voltage for the storage device provided to the storage device is out of range for a first time period;
determine whether a second power supply voltage for the storage device provided to the storage device is out of range for a second time period; and
in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latch a power fail condition, and in accordance with the power fail condition, perform a power fail operation, the power fail operation including:
transferring data held in volatile memory in the storage device to non-volatile memory in the storage device; and
removing power from a plurality of controllers of the storage device.
22. The storage device of claim 21, wherein the second power supply voltage is a voltage supplied for serial presence detect (SPD) functionality and the first power supply voltage is lower than the second power supply voltage.
23. The storage device of claim 21, wherein determining whether the first power supply voltage provided to the storage device is out of range includes:
monitoring the first power supply voltage;
comparing the first power supply voltage with an under-voltage threshold, the under-voltage threshold determined in accordance with a target value of the first power supply voltage; and
in accordance with a determination that the first power supply voltage is less than the under-voltage threshold, determining the first power supply voltage is out of range.
24. The storage device of claim 21, further comprising a supervisory controller, wherein the first power supply voltage supports a higher level of performance by the supervisory controller, when the supervisory controller is powered by the first power supply voltage, than a level of performance supported by the second power supply voltage when the supervisory controller is powered by the second power supply voltage.
25. The storage device of claim 21, wherein the storage device includes a dual in-line memory module (DIMM) device.
26. A non-transitory computer readable storage medium, storing one or more programs for execution by one or more processors of a storage device, the one or more programs including instructions for:
determining whether a first power supply voltage provided to the storage device is out of range for a first time period;
determining whether a second power supply voltage provided to the storage device is out of range for a second time period; and
in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latching a power fail condition, and in accordance with the power fail condition, performing a power fail operation, the power fail operation including:
transferring data held in volatile memory in the storage device to non-volatile memory in the storage device; and
removing power from a plurality of controllers of the storage device.
說明
RELATED APPLICATION

This application claims priority to U.S. Provisional Patent Application Ser. No. 61/909,952, filed Nov. 27, 2013, entitled “Power Fail Latching Based on Monitoring Multiple Power Supply Voltages in a Storage Device,” which is hereby incorporated by reference in its entirety.

TECHNICAL FIELD

The disclosed embodiments relate generally to memory systems, and in particular, to power fail latching based on monitoring multiple power supply voltages in a storage device.

BACKGROUND

Semiconductor memory devices, including flash memory, typically utilize memory cells to store data as an electrical value, such as an electrical charge or voltage. A flash memory cell, for example, includes a single transistor with a floating gate that is used to store a charge representative of a data value. Flash memory is a non-volatile data storage device that can be electrically erased and reprogrammed. More generally, non-volatile memory (e.g., flash memory, as well as other types of non-volatile memory implemented using any of a variety of technologies) retains stored information even when not powered, as opposed to volatile memory, which requires power to maintain the stored information.

Data hardening, the saving of data and mission critical metadata held in volatile storage, is important for a storage device. When there is a power failure, mission critical data may reside in volatile memory in a number of sub-system components. Coordinating and managing multiple sub-system components to ensure that volatile data is saved successfully is important for safeguarding data integrity of a storage device.

SUMMARY

Various implementations of systems, methods and devices within the scope of the appended claims each have several aspects, no single one of which is solely responsible for the attributes described herein. Without limiting the scope of the appended claims, after considering this disclosure, and particularly after considering the section entitled “Detailed Description” one will understand how the aspects of various implementations are used to enable power fail latching based on monitoring multiple power supply voltages in a storage device. In one aspect, a power fail condition is latched in accordance with a determination that at least one of the first power supply voltage is out of range for a first time period and the second power supply voltage is out of range for a second time period (e.g., the first power supply voltage provided to the storage device is out of range for the first time period, the second power supply voltage provided to the storage device is out of range for the second time period, or both the first and the second power supply voltages are out of range for the first and second time periods, respectively).

BRIEF DESCRIPTION OF THE DRAWINGS

So that the present disclosure can be understood in greater detail, a more particular description may be had by reference to the features of various implementations, some of which are illustrated in the appended drawings. The appended drawings, however, merely illustrate the more pertinent features of the present disclosure and are therefore not to be considered limiting, for the description may admit to other effective features.

FIG. 1 is a block diagram illustrating an implementation of a data storage system, in accordance with some embodiments.

FIG. 2A is a block diagram illustrating an implementation of a supervisory controller, in accordance with some embodiments.

FIG. 2B is a block diagram illustrating an implementation of a memory controller, in accordance with some embodiments.

FIG. 2C is a block diagram illustrating an implementation of a non-volatile memory (NVM) controller, in accordance with some embodiments.

FIG. 3 is a block diagram illustrating an implementation of a portion of a storage device, in accordance with some embodiments.

FIG. 4A is a block diagram illustrating an implementation of a portion of voltage monitoring circuitry, in accordance with some embodiments.

FIG. 4B is a block diagram illustrating an implementation of a portion of voltage monitoring circuitry, in accordance with some embodiments.

FIG. 5 is a block diagram illustrating an implementation of data hardening circuitry, in accordance with some embodiments.

FIGS. 6A-6E illustrate a flowchart representation of a method of protecting data in a storage device, in accordance with some embodiments.

In accordance with common practice the various features illustrated in the drawings may not be drawn to scale. Accordingly, the dimensions of the various features may be arbitrarily expanded or reduced for clarity. In addition, some of the drawings may not depict all of the components of a given system, method or device. Finally, like reference numerals may be used to denote like features throughout the specification and figures.

DETAILED DESCRIPTION

The various implementations described herein include systems, methods and/or devices for power fail latching based on monitoring multiple power supply voltages in a storage device. Some implementations include systems, methods and/or devices to latch a power fail condition in accordance with a determination that at least one of the first power supply voltage is out of range for a first time period and the second power supply voltage is out of range for a second time period (e.g., the first power supply voltage provided to the storage device is out of range for the first time period, the second power supply voltage provided to the storage device is out of range for the second time period, or both the first and the second power supply voltages are out of range for the first and second time periods, respectively).

More specifically, some embodiments include a method of protecting data in a storage device. In some embodiments, the method includes: (1) determining whether a first power supply voltage provided to the storage device is out of range for a first time period, (2) determining whether a second power supply voltage provided to the storage device is out of range for a second time period, and (3) in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latching a power fail condition.

In some embodiments, the second power supply voltage is a voltage supplied for serial presence detect (SPD) functionality and the first power supply voltage is lower than the second power supply voltage.

In some embodiments, determining whether the first power supply voltage provided to the storage device is out of range includes: (1) monitoring the first power supply voltage, (2) comparing the first power supply voltage with an under-voltage threshold, the under-voltage threshold determined in accordance with a target value of the first power supply voltage, and (3) in accordance with a determination that the first power supply voltage is less than the under-voltage threshold, determining the first power supply voltage is out of range.

In some embodiments, determining the under-voltage threshold in accordance with the target value of the first power supply voltage includes: (1) determining a predefined percentage to use in determining the under-voltage threshold, (2) calculating a first value, the first value determined by multiplying the predefined percentage by the target value of the first power supply voltage, (3) calculating a second value, the second value determined by subtracting the first value from the target value of the first power supply voltage, and (4) setting the under-voltage threshold equal to the second value.

In some embodiments, the predefined percentage varies in accordance with the target value of the first power supply voltage.

In some embodiments, the predefined percentage is adjustable.

In some embodiments, the under-voltage threshold differs from the target value of the first power supply voltage by different percentages of the target value of the first power supply voltage when the target value of the first power supply voltage is equal to distinct, predefined first and second voltages.

In some embodiments, the method further includes performing a power fail operation in accordance with the power fail condition, the power fail operation including: (1) transferring data held in volatile memory to non-volatile memory, and (2) removing power from a plurality of controllers on the storage device.

In some embodiments, the method further includes, subsequent to completion of the power fail operation: (1) determining whether the first power supply voltage provided to the storage device is within range, (2) determining whether the second power supply voltage provided to the storage device is within range, and (3) in accordance with a determination that both the first power supply voltage and the second power supply voltage are within range, clearing the latched power fail condition.

In some embodiments, the plurality of controllers on the storage device includes a memory controller and one or more flash controllers, the one or more flash controllers coupled by the memory controller to a host interface of the storage device.

In some embodiments, transferring data held in volatile memory to non-volatile memory includes: (1) transferring data from the memory controller to the one or more flash controllers, and (2) transferring data from the one or more flash controllers to the non-volatile memory.

In some embodiments, the power fail operation is performed to completion regardless of whether the first power supply voltage or the second power supply voltage returns to within range.

In some embodiments, the storage device includes an energy storage device, and the power fail operation is performed using power from the energy storage device.

In some embodiments, the energy storage device includes one or more capacitors.

In some embodiments, the non-volatile memory comprises one or more flash memory devices.

In some embodiments, the plurality of controllers on the storage device includes at least one non-volatile memory controller and at least one other memory controller other than the at least one non-volatile memory controller.

In some embodiments, one of the plurality of controllers on the storage device maps double data rate (DDR) interface commands to serial advance technology attachment (SATA) interface commands.

In some embodiments, the storage device includes a dual in-line memory module (DIMM) device.

In some embodiments, the method includes (1) determining whether the first power supply voltage is lower than a first under-voltage threshold for a first under-voltage time period, and (2) determining whether the first power supply voltage is higher than a first over-voltage threshold for a first over-voltage time period.

In some embodiments, the method includes (1) determining whether the second power supply voltage is lower than a second under-voltage threshold for a second under-voltage time period, and (2) determining whether the second power supply voltage is higher than a second over-voltage threshold for a second over-voltage time period.

In another aspect, any of the methods described above are performed by a storage device including an interface for operatively coupling the storage device with a host system. The storage device is configured to (1) determine whether a first power supply voltage provided to the storage device is out of range for a first time period, (2) determine whether a second power supply voltage provided to the storage device is out of range for a second time period, and, (3) in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latch a power fail condition.

In some embodiments, the storage device includes a supervisory controller with one or more processors and memory. In some embodiments, the storage device includes a power fail module. In some embodiments, the storage device includes a plurality of controllers.

In yet another aspect, any of the methods described above are performed by a storage device including an interface for operatively coupling the storage device with a host system and means for performing any of the methods described herein.

In yet another aspect, some embodiments include a non-transitory computer readable storage medium, storing one or more programs for execution by one or more processors of a storage device, the one or more programs including instructions for performing any of the methods described herein.

In some embodiments, the storage device includes a plurality of controllers and a supervisory controller, and the non-transitory computer readable storage medium includes a non-transitory computer readable storage medium associated with each of the plurality of controllers on the storage device and a non-transitory computer readable storage medium associated with the supervisory controller.

Numerous details are described herein in order to provide a thorough understanding of the example implementations illustrated in the accompanying drawings. However, some embodiments may be practiced without many of the specific details, and the scope of the claims is only limited by those features and aspects specifically recited in the claims. Furthermore, well-known methods, components, and circuits have not been described in exhaustive detail so as not to unnecessarily obscure more pertinent aspects of the implementations described herein.

FIG. 1 is a block diagram illustrating an implementation of a data storage system 100, in accordance with some embodiments. While some example features are illustrated, various other features have not been illustrated for the sake of brevity and so as not to obscure more pertinent aspects of the example implementations disclosed herein. To that end, as a non-limiting example, data storage system 100 includes storage device 120, which includes host interface 122, supervisory controller 124, power fail module 126, power control 127, memory controller 128, one or more non-volatile memory (NVM) controllers 130 (e.g., NVM controller 130-1 through NVM controller 130-m), and non-volatile memory (NVM) (e.g., one or more NVM device(s) 140, 142 such as one or more flash memory devices), and is used in conjunction with computer system 110.

Computer system 110 is coupled with storage device 120 through data connections 101. However, in some embodiments, computer system 110 includes storage device 120 as a component and/or sub-system. Computer system 110 may be any suitable computing device, such as a personal computer, a workstation, a computer server, or any other computing device. Computer system 110 is sometimes called a host or host system. In some embodiments, computer system 110 includes one or more processors, one or more types of memory, optionally includes a display and/or other user interface components such as a keyboard, a touch screen display, a mouse, a track-pad, a digital camera and/or any number of supplemental devices to add functionality. Further, in some embodiments, computer system 110 sends one or more host commands (e.g., read commands and/or write commands) on control line 111 to storage device 120. In some embodiments, computer system 110 is a server system, such as a server system in a data center, and does not have a display and other user interface components.

In some embodiments, storage device 120 includes a single NVM device (e.g., a single flash memory device) while in other embodiments storage device 120 includes a plurality of NVM devices (e.g., a plurality of flash memory devices). In some embodiments, NVM devices 140, 142 include NAND-type flash memory or NOR-type flash memory. Further, in some embodiments, NVM controller 130 is a solid-state drive (SSD) controller. However, one or more other types of storage media may be included in accordance with aspects of a wide variety of implementations. In some embodiments, storage device 120 is or includes a dual in-line memory module (DIMM) device. In some embodiments, storage device 120 is compatible with a DIMM memory slot. For example, in some embodiments, storage device 120 is compatible with a 240-pin DIMM memory slot and is compatible with signaling in accordance with a double data rate type three synchronous dynamic random access memory (DDR3) interface specification.

In some embodiments, storage device 120 includes NVM devices 140, 142 (e.g., NVM devices 140-1 through 140-n and NVM devices 142-1 through 142-k) and NVM controllers 130 (e.g., NVM controllers 130-1 through 130-m). In some embodiments, each NVM controller of NVM controllers 130 include one or more processing units (sometimes called CPUs or processors or microprocessors or microcontrollers) configured to execute instructions in one or more programs (e.g., in NVM controllers 130). NVM devices 140, 142 are coupled with NVM controllers 130 through connections that typically convey commands in addition to data, and, optionally, convey metadata, error correction information and/or other information in addition to data values to be stored in NVM devices 140, 142 and data values read from NVM devices 140, 142. For example, NVM devices 140, 142 can be configured for enterprise storage suitable for applications such as cloud computing, or for caching data stored (or to be stored) in secondary storage, such as hard disk drives. Additionally and/or alternatively, flash memory (e.g., NVM devices 140, 142) can also be configured for relatively smaller-scale applications such as personal flash drives or hard-disk replacements for personal, laptop and tablet computers. Although flash memory devices and flash controllers are used as an example here, in some embodiments storage device 120 includes other non-volatile memory device(s) and corresponding non-volatile memory controller(s).

In some embodiments, storage device 120 also includes host interface 122, supervisory controller 124, power fail module 126, power control 127, and memory controller 128, or a superset or subset thereof. Storage device 120 may include various additional features that have not been illustrated for the sake of brevity and so as not to obscure more pertinent features of the example implementations disclosed herein, and a different arrangement of features may be possible. Host interface 122 provides an interface to computer system 110 through data connections 101.

In some embodiments, supervisory controller 124 includes one or more processing units (also sometimes called CPUs or processors or microprocessors or microcontrollers) configured to execute instructions in one or more programs (e.g., in supervisory controller 124). Supervisory controller 124 is typically coupled with host interface 122, power fail module 126, power control 127, memory controller 128, and NVM controllers 130 (connection not shown) in order to coordinate the operation of these components, including supervising and controlling functions such as power up, power down, data hardening, charging energy storage device(s), data logging, and other aspects of managing functions on storage device 120. Supervisory controller 124 is coupled with host interface 122 via serial presence detect (SPD) bus 154 and receives supply voltage line VSPD 156 from the host interface 122. VSPD 156 is typically a standardized voltage (e.g., 3.3 volts). Serial presence detect (SPD) refers to a standardized way to automatically access information about a computer memory module (e.g., storage device 120). In some embodiments, supervisory controller 124 includes circuitry configured to monitor an input voltage (e.g., VSPD 156). In some embodiments, if the memory module has a failure, the failure can be communicated with a host system (e.g., computer system 110) via SPD bus 154.

Power fail module 126 is typically coupled with host interface 122, supervisory controller 124, and power control 127. Power fail module 126 is configured to monitor one or more input voltages (e.g., Vdd 152 and, optionally, VSPD 156 if provided to power fail module 126) provided to storage device 120 by a host system (e.g., computer system 110). In response to detecting a power fail condition (e.g., an under or over voltage event) of an input voltage, power fail module 126 is configured to provide a Vdd PFAIL signal to supervisory controller 124. In some embodiments, in response to detecting the power fail condition, power fail module 126 discharges an energy storage device to provide power to memory controller 128 and NVM controllers 130. Power fail module 126 is described in further detail below with respect to FIGS. 3, 4A-4B, and 5. In response to receiving a PFAIL signal indicating a power fail condition (e.g., a Vdd PFAIL signal from power fail module 126 or a VSPD PFAIL signal from voltage monitoring circuitry within supervisory controller 124), supervisory controller 124 performs one or more operations of a power fail process including, but not limited to, signaling the power fail condition to a plurality of controllers on storage device 120 (e.g., memory controller 128 and NVM controllers 130) via control lines 162 (connection to NVM controllers 130 not shown).

Power control 127 is typically coupled with supervisory controller 124, power fail module 126, memory controller 128, and NVM controllers 130 in order to provide power to these components. In some embodiments, power control 127 includes one or more voltage regulators (sometimes called power regulators) controlled by supervisory controller 124 via control line 164. Furthermore, in some embodiments, power control 127 is configured to remove power from a specified NVM controller 130 in response to a command from supervisory controller 124 via control line 164.

Memory controller 128 is typically coupled with host interface 122, supervisory controller 124, power control 127, and NVM controllers 130. In some embodiments, during a write operation, memory controller 128 receives data via data bus 158 from computer system 110 through host interface 122 and during a read operation, memory controller 128 sends data to computer system 110 through host interface 122 via data bus 158. Further, host interface 122 provides additional data, signals, voltages, and/or other information needed for communication between memory controller 128 and computer system 110. In some embodiments, memory controller 128 and host interface 122 use a defined interface standard for communication, such as double data rate type three synchronous dynamic random access memory (DDR3). In some embodiments, memory controller 128 and NVM controllers 130 use a defined interface standard for communication, such as serial advance technology attachment (SATA). In some other embodiments, the device interface used by memory controller 128 to communicate with NVM controllers 130 is SAS (serial attached SCSI), or other storage interface. In some embodiments, memory controller 128 maps DDR interface commands from the host system (e.g., computer system 1120) to SATA or SAS interface commands for the plurality of controllers (e.g., memory controller 128 and NVM controllers 130). In some embodiments, memory controller 128 includes one or more processing units (also sometimes called CPUs or processors or microprocessors or microcontrollers) configured to execute instructions in one or more programs (e.g., in memory controller 128).

FIG. 2A is a block diagram illustrating an implementation of supervisory controller 124, in accordance with some embodiments. Supervisory controller 124 includes one or more processors 202 (sometimes called CPUs or processing units or microprocessors or microcontrollers) for executing modules, programs and/or instructions stored in memory 206 and thereby performing processing operations, serial presence detect (SPD) module 205 (e.g., non-volatile memory) storing information related to storage device 120 (e.g., a serial number, memory type, supported communication protocol, etc.), memory 206, optionally a digital-to-analog converter (DAC) 204 for converting digital values to an analog signal (e.g., a portion of an integrated or partially integrated DAC/ADC), optionally VSPD monitoring circuitry 203 configured to detect an under or over voltage event as to VSPD (e.g., VSPD 156, FIG. 1), and one or more communication buses 208 for interconnecting these components. Communication buses 208, optionally, include circuitry (sometimes called a chipset) that interconnects and controls communications between system components. In some embodiments, supervisory controller 124 is coupled with host interface 122, power fail module 126, power control 127, memory controller 128, and NVM controllers 130 (e.g., NVM controllers 130-1 through 130-m) by communication buses 208.

Memory 206 includes high-speed random access memory, such as DRAM, SRAM, DDR RAM or other random access solid state memory devices, and may include non-volatile memory, such as one or more magnetic disk storage devices, optical disk storage devices, flash memory devices, or other non-volatile solid state storage devices. Memory 206, optionally, includes one or more storage devices remotely located from processor(s) 202. Memory 206, or alternately the non-volatile memory device(s) within memory 206, comprises a non-transitory computer readable storage medium. In some embodiments, memory 206, or the computer readable storage medium of memory 206, stores the following programs, modules, and data structures, or a subset or superset thereof:

    • voltage module 210 that is used for determining whether one or more power supply voltages provided to a storage device (e.g., storage device 120, FIG. 1) are out of range for a predefined time period, optionally including:
      • monitoring module 212 that is used for monitoring the power supply voltage;
      • threshold module 214 that is used for determining a threshold in accordance with the power supply voltage; and
      • comparing module 216 that is used for comparing the power supply voltage with the threshold;
    • latching module 218 that is used for latching or unlatching a power fail condition (e.g., by controlling latching mechanism 412, FIG. 4A);
    • power fail operation module 220 that is used for performing a power fail operation in accordance with a power fail condition, optionally including:
      • signal module 222 that is used for signaling a power fail condition to a plurality of controllers on the storage device (e.g., memory controller 128 and NVM controllers 130, FIG. 1);
      • reset module 224 that is used for resetting the plurality of controllers on the storage device; and
      • power removal module 226 that is used for removing power from the plurality of controllers on the storage device (e.g., by controlling power control 127, FIG. 1); and
    • non-volatile memory 228 for storing information related to the operations of the storage device, optionally including:
      • trip voltage table 230 for storing a plurality of predefined trip voltages (e.g., under-voltage and over-voltage thresholds associated with various power supply voltages); and
      • event log 232 for storing information related to events on the storage device (e.g., the time and occurrence of a power fail condition).

Each of the above identified elements may be stored in one or more of the previously mentioned memory devices, and corresponds to a set of instructions for performing a function described above. The above identified modules or programs (i.e., sets of instructions) need not be implemented as separate software programs, procedures or modules, and thus various subsets of these modules may be combined or otherwise re-arranged in various embodiments. In some embodiments, memory 206 may store a subset of the modules and data structures identified above. Furthermore, memory 206 may store additional modules and data structures not described above. In some embodiments, the programs, modules, and data structures stored in memory 206, or the computer readable storage medium of memory 206, include instructions for implementing any of the methods described below with reference to FIGS. 6A-6E.

Although FIG. 2A shows supervisory controller 124 in accordance with some embodiments, FIG. 2A is intended more as a functional description of the various features which may be present in supervisory controller 124 than as a structural schematic of the embodiments described herein. In practice, and as recognized by those of ordinary skill in the art, items shown separately could be combined and some items could be separated.

FIG. 2B is a block diagram illustrating an implementation of memory controller 128, in accordance with some embodiments. Memory controller 128, typically, includes one or more processors 252 (sometimes called CPUs or processing units or microprocessors or microcontrollers) for executing modules, programs and/or instructions stored in memory 256 and thereby performing processing operations, memory 256, and one or more communication buses 258 for interconnecting these components. Communication buses 258, optionally, include circuitry (sometimes called a chipset) that interconnects and controls communications between system components. In some embodiments, memory controller 128 is coupled with host interface 122, supervisory controller 124, power control 127, and NVM controllers 130 (e.g., NVM controllers 130-1 through 130-m) by communication buses 258.

Memory 256 includes high-speed random access memory, such as DRAM, SRAM, DDR RAM or other random access solid state memory devices, and may include non-volatile memory, such as one or more magnetic disk storage devices, optical disk storage devices, flash memory devices, or other non-volatile solid state storage devices. Memory 256, optionally, includes one or more storage devices remotely located from processor(s) 252. Memory 256, or alternately the non-volatile memory device(s) within memory 256, comprises a non-transitory computer readable storage medium. In some embodiments, memory 256, or the computer readable storage medium of memory 256, stores the following programs, modules, and data structures, or a subset or superset thereof:

    • interface module 260 for communicating with other components, such as host interface 122, supervisory controller 124, power control 127, and NVM controllers 130;
    • reset module 262 for resetting memory controller 128; and
    • power fail operation module 264 for performing a power fail operation in response to a signal of a power fail condition from supervisory controller 124.

In some embodiments, memory 256 includes volatile memory 268 for storing data.

In some embodiments, power fail operation module 264 includes a transfer module 266 for transferring data held in volatile memory 268 to non-volatile memory.

Each of the above identified elements may be stored in one or more of the previously mentioned memory devices, and corresponds to a set of instructions for performing a function described above. The above identified modules or programs (i.e., sets of instructions) need not be implemented as separate software programs, procedures or modules, and thus various subsets of these modules may be combined or otherwise re-arranged in various embodiments. In some embodiments, memory 256 may store a subset of the modules and data structures identified above. Furthermore, memory 256 may store additional modules and data structures not described above. In some embodiments, the programs, modules, and data structures stored in memory 256, or the computer readable storage medium of memory 256, include instructions for implementing respective operations in the methods described below with reference to FIGS. 6A-6E.

Although FIG. 2B shows memory controller 128 in accordance with some embodiments, FIG. 2B is intended more as a functional description of the various features which may be present in memory controller 128 than as a structural schematic of the embodiments described herein. In practice, and as recognized by those of ordinary skill in the art, items shown separately could be combined and some items could be separated.

FIG. 2C is a block diagram illustrating an implementation of representative NVM controller 130-1, in accordance with some embodiments. NVM controller 130-1 typically includes one or more processors 272 (sometimes called CPUs or processing units or microprocessors or microcontrollers) for executing modules, programs and/or instructions stored in memory 276 and thereby performing processing operations, memory 276, and one or more communication buses 278 for interconnecting these components. Communication buses 278 optionally include circuitry (sometimes called a chipset) that interconnects and controls communications between system components. In some embodiments, NVM controller 130-1 is coupled with supervisory controller 124, power control 127, memory controller 128, and NVM devices 140 (e.g., NVM devices 140-1 through 140-n) by communication buses 278.

Memory 276 includes high-speed random access memory, such as DRAM, SRAM, DDR RAM or other random access solid state memory devices, and may include non-volatile memory, such as one or more magnetic disk storage devices, optical disk storage devices, flash memory devices, or other non-volatile solid state storage devices. Memory 276, optionally, includes one or more storage devices remotely located from processor(s) 272. Memory 276, or alternately the non-volatile memory device(s) within memory 276, comprises a non-transitory computer readable storage medium. In some embodiments, memory 276, or the computer readable storage medium of memory 276, stores the following programs, modules, and data structures, or a subset or superset thereof:

    • interface module 280 for communicating with other components, such as supervisory controller 124, power control 127, memory controller 128, and NVM devices 140;
    • reset module 282 for resetting NVM controller 130-1; and
    • power fail operation module 284 for performing a power fail operation in response to a signal of a power fail condition from supervisory controller 124.

In some embodiments, memory 276 includes volatile memory 288 for storing data.

In some embodiments, power fail operation module 284 includes a transfer module 286 for transferring data held in volatile memory 288 to non-volatile memory.

Each of the above identified elements may be stored in one or more of the previously mentioned memory devices, and corresponds to a set of instructions for performing a function described above. The above identified modules or programs (i.e., sets of instructions) need not be implemented as separate software programs, procedures or modules, and thus various subsets of these modules may be combined or otherwise re-arranged in various embodiments. In some embodiments, memory 276 may store a subset of the modules and data structures identified above. Furthermore, memory 276 may store additional modules and data structures not described above. In some embodiments, the programs, modules, and data structures stored in memory 276, or the computer readable storage medium of memory 276, include instructions for implementing respective operations in the methods described below with reference to FIGS. 6A-6E.

Although FIG. 2C shows NVM controller 130-1 in accordance with some embodiments, FIG. 2C is intended more as a functional description of the various features which may be present in NVM controller 130-1 than as a structural schematic of the embodiments described herein. In practice, and as recognized by those of ordinary skill in the art, items shown separately could be combined and some items could be separated. Further, although FIG. 2C shows representative NVM controller 130-1, the description of FIG. 2C similarly applies to other NVM controllers (e.g., NVM controllers 130-2 through 130-m) in storage device 120, as shown in FIG. 1.

FIG. 3 is a block diagram illustrating an implementation of a portion of storage device 120, in accordance with some embodiments. While some example features are illustrated, various other features have not been illustrated for the sake of brevity and so as not to obscure more pertinent aspects of the example implementations disclosed herein. To that end, as a non-limiting example, supervisory controller 124 includes one or more processors 202, DAC 204, and, optionally, VSPD monitoring circuitry 203, and power fail module 126 includes voltage monitoring circuitry 302 and data hardening circuitry 308. In some embodiments, DAC 204 is a component of one or more processors 202. In some embodiments, Vdd 152 is a voltage supplied by the host system (e.g., computer system 110, FIG. 1). In some embodiments, Vdd 152 has a target value of 1.5 volts or less (e.g., 1.25 volts, 1.35 volts, or 1.5 volts). For example, for a double data rate type three (DDR3) interface specification, Vdd 152 is 1.25 volts, 1.35 volts or 1.5 volts. In some embodiments, VSPD 156 is a voltage supplied by the host system for a serial presence detect (SPD) functionality. In some embodiments, VSPD 156 has a target value of 3.3 volts. In some embodiments, Vdd 152 supports a higher level of electric power consumption by supervisory controller 124 and/or operation of supervisory controller 124 at a higher performance level than when supervisory controller 124 is powered by VSPD 156.

In some embodiments, voltage monitoring circuitry 302 is configured to detect a power fail condition (e.g., an under or over voltage event) as to an input voltage (e.g., Vdd 152) supplied by a host system (e.g., computer system 110, FIG. 1) and signal the power fail condition (e.g., Vdd PFAIL 314) to supervisory controller 124. In some embodiments, voltage monitoring circuitry 302 includes Vdd monitoring circuitry 304 configured to detect an under or over voltage event as to Vdd 152. For a more detailed description of Vdd monitoring circuitry 304, see the description of FIG. 4A.

In some embodiments, supervisory controller 124 includes VSPD monitoring circuitry 203 configured to detect an under or over voltage event as to VSPD 156. Although FIG. 3 shows VSPD monitoring circuitry 203 included in supervisory controller 124, in other embodiments, VSPD monitoring circuitry 203 is included in voltage monitoring circuitry 302 in power fail module 126. For a more detailed description of VSPD monitoring circuitry 203, see the description of FIG. 4B. Further, although VSPD monitoring circuitry 203 and DAC 204 are shown in FIG. 3 as separate modules, in other embodiments, VSPD monitoring circuitry 203 and/or DAC 204 are embedded in processor(s) 202.

In some embodiments, data hardening circuitry 308 is configured to interconnect an energy storage device to provide power to memory controller 128 and NVM controllers 130. Data hardening circuitry 308 is described in further detail below with respect to FIG. 5. For further description of data hardening circuitry 308, see U.S. Provisional Patent Application Ser. No. 61/887,910, filed Oct. 7, 2013, entitled “Power Sequencing and Data Hardening Circuitry Architecture,” which is incorporated by reference herein in its entirety.

FIG. 4A is a block diagram illustrating an implementation of a portion of voltage monitoring circuitry 302 (Vdd monitoring circuitry 304), in accordance with some embodiments. While some example features are illustrated, various other features have not been illustrated for the sake of brevity and so as not to obscure more pertinent aspects of the example implementations disclosed herein. To that end, as a non-limiting example, Vdd monitoring circuitry 304 includes reference signal conditioning module 402, input signal conditioning module 404, comparator 406, and transistor 408.

In some embodiments, as shown in FIG. 3, the reference signal is DAC output 312 from supervisory controller 124. For example, supervisory controller 124 or a component thereof obtains one or more configuration parameters including an indication of the default value for Vdd (e.g., 1.25 volts, 1.35 volts, or 1.5 volts) that is supplied to storage device 120 by the host system. In this example, supervisory controller 124 or a component thereof determines a trip voltage for Vdd by selecting one of a plurality of predefined trip voltages from trip voltage table 230 based on the indication of the default value for Vdd (e.g., included in the one or more configuration parameters). In some embodiments, supervisory controller 124 determines a trip voltage for Vdd by calculating the trip point in accordance with the default value for Vdd (e.g., 1.25 volts, 1.35 volts, or 1.5 volts) that is supplied to storage device 120 by the host system. For example, in some embodiments, if the default value for Vdd is 1.5 volts, the under-voltage trip voltage (sometimes called under-voltage threshold) is 5% less than 1.5 volts (i.e., 1.425 volts), but if the default value for Vdd is 1.35 volts, the under-voltage trip voltage is 2% less than 1.35 volts (i.e., 1.323 volts). After the trip voltage is determined, DAC 204 converts the digital value for the trip voltage to an analog value, and supervisory controller 124 provides DAC output 312 to Vdd monitoring circuitry 304.

Referring once again to FIG. 4A, in some embodiments, reference signal conditioning module 402 is configured to condition DAC output 312 (sometimes called a “reference signal,” “trip voltage,” “trip point,” “under-voltage threshold,” or “over-voltage threshold”) prior to a comparison operation with this reference signal. In some embodiments, the conditioning includes one or more of buffering, filtering, scaling, and level shifting DAC output 312 to produce a reference comparison signal 418. In some embodiments, conditioning module 402 is implemented using well-known circuitry components (e.g., unity gain amplifier, low-pass RC filter, voltage divider, etc.), the exact configuration of which depends on the particular conditioning applied to DAC output 312. For example, the conditioning adjusts the trip voltage so that the full range of DAC values map to the practical range of trip voltages. In some embodiments, Vref 320 is a voltage-supply independent reference voltage supplied by comparator 406 and used by reference signal conditioning module 402 to level shift DAC output 312. For example, in some embodiments, DAC output 312 is at a low voltage (e.g., 1 volt), and reference signal conditioning module 402 converts DAC output 312 to a proper trip voltage.

In some embodiments, input signal conditioning module 404 is configured to condition Vdd 152 (sometimes called an “input signal,” “input voltage,” “supply voltage,” or “power supply voltage”) supplied by the host system prior to a comparison operation with this input signal. In some embodiments, the conditioning includes one or more of buffering, filtering, and scaling Vdd 152 to produce a comparison input signal 416 corresponding to Vdd 152. In some embodiments, input signal conditioning module 404 is implemented using well-known circuitry components (e.g., unity gain amplifier, low-pass RC filter, voltage divider, etc.), the exact configuration of which depends on the particular conditioning applied to Vdd 152.

In some embodiments, comparator 406 is configured to perform a comparison operation between the conditioned reference signal 418 (e.g., the output of reference signal conditioning module 402) and the conditioned input signal 416 (e.g., the output of input signal conditioning module 404, and also called comparison input signal 416). When comparator 406 is configured to determine an under-voltage event, if the conditioned input signal is less than the conditioned reference signal, comparator 406 is configured to output Vdd PFAIL signal 314 (e.g., logic high). Alternatively, when comparator 406 is configured to determine an over-voltage event, if the conditioned input signal is higher than the conditioned reference signal, comparator 406 is configured to output Vdd PFAIL signal 314 (e.g., logic high). For example, in FIG. 4A, Vdd PFAIL signal 314 indicates the occurrence of a power fail condition (e.g., an under or over voltage event) as to Vdd 152. In some embodiments, comparator 406 is configured to output Vdd PFAIL signal 314 to supervisory controller 124. Additionally, in some embodiments, comparator 406 is configured to provide hysteresis 410 of the result of the comparison operation for subsequent comparisons (e.g., 3 to 10 mV of feedback). In some embodiments, comparator 406 is also configured to provide Vref 320 to one or more other components of storage device 120 (e.g., supervisory controller 124 and VSPD monitoring circuitry 203). In some embodiments, comparator 406 includes multiple comparators (e.g., two comparators), and at least one of the multiple comparators is configured to detect an under-voltage event and at least one of the multiple comparators is configured to detect an over-voltage event. In some embodiments, comparator 406 is configured to receive multiple reference signals, and a first reference signal of the multiple reference signals is provided to determine an under-voltage event and a second reference signal of the multiple reference signals is provided to determine an over-voltage event.

In some embodiments, latching mechanism 412 is configured to latch, unlatch, or force (e.g., simulate) the power fail condition. In some embodiments, when comparator 406 indicates the occurrence of a power fail condition as to Vdd 152 for a given time or when comparator 426 (FIG. 4B) indicates the occurrence of a power fail condition as to VSPD 156 for a given time, PFAIL signal 420 is provided to latching mechanism 412. In some embodiments, PFAIL signal 420 is the logical OR of Vdd timed PFAIL (e.g., if Vdd PFAIL signal 314 is logic high for a first time period) and VSPD timed PFAIL (e.g., if VSPD PFAIL signal 434 is logic high for a second time period). PFAIL signal 420 enables transistor 408 (closed state) which shorts the input signal (e.g., comparison input signal 416 corresponding to Vdd 152) to ground, which latches the power fail condition. Although latching mechanism 412 is shown in FIG. 4A as included in Vdd monitoring circuitry 304, in other embodiments, latching mechanism 412 is included in supervisory controller 124 or another module of storage device 120.

In addition to having a mechanism for latching the power fail condition, in some embodiments, supervisory controller 124 or a component thereof (e.g., latching module 218, FIG. 2A) is configured to unlatch the power fail condition by providing a PFAIL control signal 316 (e.g., logic low) that disables transistor 408 (open state), which unlatches the power fail condition by allowing the comparison input signal 416 to reach the comparator 406 without being shorted to ground. In some embodiments, supervisory controller 124 or a component thereof (e.g., latching module 218, FIG. 2A) is also configured to force the power fail condition to occur by providing PFAIL control signal 316 (e.g., logic high) that enables transistor 408 (closed state), which shorts the comparison input signal 416 to ground, which forces the comparator 406 to generate Vdd PFAIL signal 314. Furthermore, in some embodiments, PFAIL control signal 316 is tristated (e.g., put into a high impedance state) by supervisory controller 124 when supervisory controller 124 neither unlatches the power fail condition nor forces a power fail condition so that transistor 408 remains disabled unless PFAIL 314 is asserted (e.g., logic high). For further information concerning forcing or simulating the power fail condition, see U.S. Provisional Patent Application Ser. No. 61/903,895, filed Nov. 13, 2013, entitled “Simulated Power Failure and Data Hardening Circuitry Architecture,” which is incorporated by reference herein in its entirety.

FIG. 4B is a block diagram illustrating an implementation of a portion of voltage monitoring circuitry (VSPD monitoring circuitry 203), in accordance with some embodiments. While some example features are illustrated, various other features have not been illustrated for the sake of brevity and so as not to obscure more pertinent aspects of the example implementations disclosed herein. To that end, as a non-limiting example, VSPD monitoring circuitry 203 includes reference signal conditioning module 422, input signal conditioning module 424, and comparator 426. In some embodiments, the reference signal is Vref 320 from comparator 406 of Vdd monitoring circuitry 304, as shown in FIG. 4A. For example, in some embodiments, Vref 320 is a voltage-supply independent reference voltage (e.g., a predetermined voltage such as 1.23 volts). In some embodiments, the input signal is VSPD 156 supplied by the host system (e.g., with a target voltage of 3.3 volts).

In some embodiments, reference signal conditioning module 422 is configured to condition Vref 320 (sometimes called a “reference signal,” “trip voltage,” “trip point,” “under-voltage threshold,” or “over-voltage threshold”) prior to a comparison operation with this reference signal. In some embodiments, the conditioning includes one or more of buffering and filtering Vref 320 with a plurality of well-known circuitry components (e.g., unity gain amplifier, low-pass RC filter, etc.) to produce a conditioned Vref comparison signal 430. In some embodiments, input signal conditioning module 424 is configured to condition VSPD 156 (sometimes called an “input signal,” “input voltage,” “supply voltage,” or “power supply voltage”) supplied by the host system prior to a comparison operation with this input signal. In some embodiments, the conditioning includes one or more of buffering, filtering, and scaling VSPD 156 with a plurality of well-known circuitry components (e.g., unity gain amplifier, low-pass RC filter, voltage divider, etc.) to produce a conditioned VSPD comparison signal 432. For example, in some embodiments, input signal conditioning module 424 includes a low-pass RC filter to filter out any ripples or glitches in VSPD 156 and, also, a voltage divider to scale down VSPD 156 (e.g., from VSPD 156 of 3.3 volts to Vref 320 of 1.23 volts).

In some embodiments, comparator 426 is configured to perform a comparison operation between the conditioned reference signal 430 (e.g., the output of reference signal conditioning module 422) and the conditioned input signal 432 (e.g., the output of input signal conditioning module 424). When comparator 426 is configured to determine an under-voltage event, if the conditioned input signal 432 is less than the conditioned reference signal 430, comparator 426 is configured to output VSPD PFAIL signal 434 (e.g., logic high). Alternatively, when comparator 426 is configured to determine an over-voltage event, if the conditioned input signal 432 is greater than the conditioned reference signal 430, comparator 426 is configured to output VSPD PFAIL signal 434 (e.g., logic high). For example, in FIG. 4B, VSPD PFAIL signal 434 indicates the occurrence of a power fail condition (e.g., an under or over voltage event) as to VSPD 156. In some embodiments, comparator 426 is configured to output VSPD PFAIL signal 434 to supervisory controller 124. Additionally, in some embodiments, comparator 426 is configured to provide hysteresis 428 of the result of the comparison operation for subsequent comparisons. In some embodiments, comparator 406 includes multiple comparators (e.g., two comparators), and at least one of the multiple comparators is configured to determine an under-voltage event and at least one of the multiple comparators is configured to determine an over-voltage event. In some embodiments, comparator 426 is configured to receive multiple reference signals, and a first reference signal of the multiple reference signals is provided to determine an under-voltage event and a second reference signal of the multiple reference signals is provided to determine an over-voltage event.

FIG. 5 is a block diagram illustrating an implementation of data hardening circuitry 308, in accordance with some embodiments. While some example features are illustrated, various other features have not been illustrated for the sake of brevity and so as not to obscure more pertinent aspects of the example implementations disclosed herein. To that end, as a non-limiting example, data hardening circuitry 308 includes transistors 502 and 504, boost circuitry 506, and energy storage device 510.

In some embodiments, Vholdup 508 is a boosted voltage, higher than Vdd 152, and has a target value of 5.7 volts. In some embodiments, Vholdup 508 is used to charge an energy storage device 510 (e.g., one or more hold-up capacitors). Further, in some embodiments, only one of transistors 502, 504 is enabled at any one time. In some embodiments, data hardening circuit 308's energy storage device 510 stores, immediately prior to a power fail condition being detected, at least approximately 30 to 70 mJ of energy per NVM controller 130 in storage device 120.

In some embodiments, supervisory controller 124 or a component thereof (e.g., processor 202) monitors and manages the functionality of data hardening circuitry 308. For example, in response to receiving PFAIL signal 420 indicating a power fail condition, supervisory controller 124 or a component thereof (e.g., processor 202) is configured to perform one or more operations of a power fail process including controlling transistors 502 and 504 so that Vswitched 160 is the voltage from energy storage device 510, and energy storage device 510 is used (sometimes said to be “discharged”) to provide power to storage device 120.

In some embodiments, during regular operation of storage device 120, Vdd 152 is used to supply power to storage device 120. However, during the power fail process, energy storage device 510 is used to provide power to storage device 120. In some embodiments, supervisory controller 124 or a component thereof (e.g., processor 202) controls transistors 502 and 504 via control lines 318 to control Vswitched 160 to be voltage from Vdd 152 (e.g., during regular operation) or voltage from energy storage device 510 (e.g., during the power fail process). For example, during regular operation of storage device 120, transistor 502 is turned on (e.g., to complete the connection between Vdd 152 and Vswitched 160) and transistor 504 is turned off (e.g., to disable the connection between energy storage device 510 and Vswitched 160) so that Vdd 152 is used to supply power to storage device 120. However, during the power fail process, transistor 502 is turned off (e.g., to disable the connection between Vdd 152 and Vswitched 160) and transistor 504 is turned on (e.g., to enable the connection between energy storage device 510 and Vswitched 160) so that energy storage device 510 is used to provide power to storage device 120. Although a single energy storage device 510 is shown in FIG. 5, any energy storage device, including one or more capacitors, one or more inductors, or one or more other passive elements that store energy, may be used to store energy to be used during the power fail process.

In some embodiments, energy storage device 510 is charged using Vholdup 508, a voltage higher than Vdd 152. In some embodiments, Vdd 152 is boosted up to Vholdup 508 using boost circuitry 506 (e.g., 1.35 volts or 1.5 volts is boosted up to 5.7 volts). In some embodiments, boost circuitry 506 is controlled and enabled by supervisory controller 124 (e.g., via processor 202).

Further, in some embodiments, Vswitched 160 is used as an input to keeper circuitry 512, which along with VSPD 156 provides power to processor 202. During the power fail process, Vswitched 160 is provided via keeper circuitry 512 to processor 202 so as to provide power to processor 202. In some embodiments, VSPD 156 provides power to keeper circuitry 512. In some embodiments, logic block 514 (e.g., OR or XOR) determines which of keeper circuitry 512 or VSPD 156 provides power to supervisory controller 124 (e.g., processor 202).

Furthermore, in some embodiments, during a power up sequence, VSPD 156 is provided to storage device 120 before Vdd 152 is provided to storage device 120. This allows devices in storage device 120 (e.g., supervisory controller 124 and, in turn, processor 202) to operate before main power Vdd 152 is provided to storage device 120. In some embodiments, supervisory controller 124 or a component thereof (e.g., processor 202) includes one or more connections 162 used to monitor and control other functions within storage device 120.

FIGS. 6A-6E illustrate a flowchart representation of method 600 of protecting data in a storage device, in accordance with some embodiments. At least in some embodiments, method 600 is performed by a storage device (e.g., storage device 120, FIG. 1) or one or more components of the storage device (e.g., supervisory controller 124, power fail module 126, memory controller 128, and/or NVM controllers 130, FIG. 1), where the storage device is operatively coupled with a host system (e.g., computer system 110, FIG. 1). In some embodiments, method 600 is governed by instructions that are stored in a non-transitory computer readable storage medium and that are executed by one or more processors of a device, such as the one or more processors 202 of supervisory controller 124, the one or more processors 252 of memory controller 128, and/or the one or more processors 272 of NVM controllers 130, as shown in FIGS. 2A-2C.

A storage device (e.g., storage device 120, FIG. 1) determines (602) whether a first power supply voltage provided to the storage device is out of range for a first time period. In some embodiments, the first power supply voltage provided to the storage device (e.g., Vdd 152, FIG. 1) has a target value of 1.5 volts or less (e.g., 1.25 volts, 1.35 volts, or 1.5 volts). In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether a first power supply voltage provided to the storage device is out of range for a first time period, as described above with respect to FIG. 2A. In some embodiments, the storage device determines whether the first power supply voltage provided to the storage device is out of range for the first time period using voltage monitoring circuitry (e.g., Vdd monitoring circuitry 304 and/or voltage monitoring circuitry 302, FIG. 3).

In some embodiments, determining whether the first power supply voltage provided to the storage device is out of range includes monitoring (604) the first power supply voltage. In some embodiments, supervisory controller 124 or a component thereof is configured to monitor the first power supply voltage (e.g., Vdd). In some embodiments, storage device 120 monitors the first power supply voltage using voltage monitoring circuitry (e.g., voltage monitoring circuitry 302, FIG. 3). In some embodiments, supervisory controller 124 or a component thereof is configured to receive an indication of the default supply (or input) voltage (e.g., 1.25 volts, 1.35 volts, or 1.5 volts) from a host system (e.g., computer system 110, FIG. 1). In some embodiments, storage device 120 is configured to receive the indication of the default supply (or input) voltage. For example, in some embodiments, an indication of the default supply voltage is received via SPD Bus 154 from the host system. In some embodiments, a monitoring module (e.g., monitoring module 212) is used to monitor the first power supply voltage, as described above with respect to FIG. 2A.

In some embodiments, determining whether the first power supply voltage provided to the storage device is out of range includes comparing (606) the first power supply voltage with an under-voltage threshold, the under-voltage threshold determined in accordance with a target value of the first power supply voltage. In some embodiments, a comparing module (e.g., comparing module 216, FIG. 2A) is used to compare the first power supply voltage with an under-voltage threshold, as described above with respect to FIG. 2A. In some embodiments, the storage device compares the first power supply voltage with the under-voltage threshold using voltage monitoring circuitry (e.g., Vdd monitoring circuitry 304 and/or voltage monitoring circuitry 302, FIG. 3).

In some embodiments, the under-voltage threshold is determined in accordance with the target value of the first power supply voltage before determining whether the first power supply voltage is out of range. In some embodiments, the target value of the first power supply voltage comprises a nominal value of the first power supply voltage provided from the host system. In some embodiments, the target value of the first power supply voltage is a default supply (or input) voltage. In some embodiments, the target value of the first power supply voltage is determined in accordance with a measurement of the first power supply voltage performed prior to determining whether the first power supply voltage is out of range (e.g., during, or upon completion of, power up of the storage device). In some embodiments, the under-voltage threshold is determined in accordance with the indication of the default supply (or input) voltage. In some embodiments, determining whether the first power supply voltage provided to the storage device is out of range includes determining, on the fly, the under-voltage threshold in accordance with the target value of the first power supply voltage. In some embodiments, the under-voltage threshold is determined in accordance with 1) measuring the first power supply voltage, 2) identifying a predefined target value, of a plurality of predefined target values, corresponding to the measured first power supply voltage, and 3) determining the under-voltage threshold in accordance with the identified predefined target value. In some embodiments, the under-voltage threshold is determined in accordance with 1) measuring the first power supply voltage, 2) identifying a predefined target value, of a plurality of predefined target values based on a determination that a voltage range associated with the predefined target value includes the measured first power supply voltage, and 3) determining the under-voltage threshold in accordance with the identified predefined target value. For example, in some embodiments, when an initial measurement of the first power supply voltage corresponds to 1.28 volts, 1.25 volts is selected as a representative first power supply voltage (e.g., out of 1.25 volts, 1.35 volts, and 1.5 volts), and an under-voltage threshold that corresponds to 1.25 volts is used.

In some embodiments, determining (608) the under-voltage threshold in accordance with the first power supply voltage includes determining (610) a predefined percentage to use in determining the under-voltage threshold. In one example, if the first power supply voltage (e.g., Vdd) is 1.5 volts, the predefined percentage is 5%. In some embodiments, predefined percentages associated with the various default supply voltages (e.g., 1.25 volts, 1.35 volts, or 1.5 volts) are stored in non-volatile memory (e.g., non-volatile memory 228, FIG. 2A) associated with a supervisory controller (e.g., supervisory controller 124, FIGS. 1 and 2A). In some embodiments, a threshold module (threshold module 214, FIG. 2A) is used to determine a predefined percentage to use in determining the under-voltage threshold, as described above with respect to FIG. 2A.

In some embodiments, the predefined percentage for determining an under-voltage threshold is a percentage in the range of 2% to 15%. In some embodiments, the predefined percentage for determining an under-voltage threshold is a percentage in the range of 2% to 10%. In some embodiments, the predefined percentage for determining an under-voltage threshold is a percentage in the range of 3% to 5%. In some embodiments, a predefined percentage for determining an over-voltage threshold is a percentage in the range of 5% to 33%. In some embodiments, the predefined percentage for determining an over-voltage threshold is a percentage in the range of 5% to 25%. In some embodiments, the predefined percentage for determining an over-voltage threshold is a percentage in the range of 10% to 20%. In some embodiments, the predefined percentage used to determine the under-voltage threshold for Vdd is different from the predefined percentage used to determine the under-voltage threshold for VSPD. Similarly, in some embodiments, the predefined percentage used to determine the over-voltage threshold for Vdd is different from the predefined percentage used to determine the over-voltage threshold for VSPD.

In some embodiments, the predefined percentage varies (612) in accordance with the target value of the first power supply voltage. In some embodiments, the predefined percentage is smaller when the target value of the first power supply voltage is lower. For example, in some embodiments, if the target value of the first power supply voltage is 1.5 volts, the predefined percentage is 5% and if the target value of the first power supply voltage is 1.35 volts, the predefined percentage is 2%. In some embodiments, a predefined percentage to be used when the target value of the first power supply voltage corresponds to a first voltage is higher than a predefined percentage to be used when the target value of the first power supply voltage corresponds to a second voltage that is lower than the first voltage.

In some embodiments, the predefined percentage is (614) adjustable. In some embodiments, different customers require different trip points to trigger a power fail condition. For example, one customer may require the predefined percentage to be 5% if the power supply voltage is 1.5 volts and 3% if the power supply voltage is 1.35 volts, while another customer may require the predefined percentage to be 4% if the power supply voltage is 1.5 volts and 2% if the power supply voltage is 1.35 volts. In some embodiments, the predefined percentage is adjusted by updating trip voltage table 230 stored in supervisory controller 124 (FIG. 2A).

In some embodiments, determining the under-voltage threshold in accordance with the target value of the first power supply voltage includes (616) calculating a first value, the first value determined by multiplying the predefined percentage by the target value of the first power supply voltage. For example, if the target value of the first power supply voltage (e.g., Vdd) is 1.5 volts and the predefined percentage is 5%, the storage device calculates the first value by multiplying 5% by 1.5 volts to get 0.075 volts. In some embodiments, a threshold module (threshold module 214, FIG. 2A) is used to calculate a first value, the first value determined by multiplying the predefined percentage by the target value of the first power supply voltage, as described above with respect to FIG. 2A.

In some embodiments, determining the under-voltage threshold in accordance with the target value of the first power supply voltage includes (618) calculating a second value, the second value determined by subtracting the first value from the target value of the first power supply voltage. For example, if the target value of the first power supply voltage (e.g., Vdd) is 1.5 volts, the predefined percentage is 5%, and the first value is 0.075 volts, the storage device calculates the second value by subtracting 0.075 volts from 1.5 volts to get 1.425 volts. In some embodiments, a threshold module (threshold module 214, FIG. 2A) is used to calculate a second value, the second value determined by subtracting the first value from the target value of the first power supply voltage, as described above with respect to FIG. 2A.

In some embodiments, determining the under-voltage threshold in accordance with the target value of the first power supply voltage includes (620) setting the under-voltage threshold equal to the second value. For example, using the example above where the second value was determined to be 1.425 volts, the storage device sets the under-voltage threshold equal to 1.425 volts. In some embodiments, a threshold module (threshold module 214, FIG. 2A) is used to set the under-voltage threshold equal to the second value, as described above with respect to FIG. 2A.

Alternatively, in some embodiments, determining the under-voltage threshold in accordance with the target value of the first power supply voltage includes selecting one of a plurality of stored predefined trip voltages based on one or more configuration parameters (e.g., based on the default input voltage supplied by a host system). In some embodiments, supervisory controller or a component thereof (e.g., threshold module 214, FIG. 2A) is configured to select a trip voltage from a plurality of predefined trip voltages stored in trip voltage table 230 based on the one or more configuration parameters. In some embodiments, trip voltage table 230 includes a predefined trip voltage (e.g., a predefined under-voltage threshold and/or a predefined over-voltage threshold) for each of a plurality of potential default input voltages supplied by a host system or voltage classes of storage device 120 (e.g., 1.25 volts, 1.35 volts, or 1.5 volts). For example, if the one or more configuration parameters indicate that the default input voltage (e.g., Vdd) is 1.5 volts, threshold module 214 selects a trip voltage from trip voltage table 230 that corresponds to a default input voltage of 1.5 volts.

In some embodiments, the under-voltage threshold differs (622) from the target value of the first power supply voltage by different percentages of the target value of the first power supply voltage when the target value of the first power supply voltage is equal to distinct, predefined first and second voltages. In some embodiments, when the target value of the first power supply voltage is equal to a first predefined voltage, the under-voltage threshold differs from the target value of the first power supply voltage by a first predefined percentage, and when the target value of the first power supply voltage is equal to a second predefined voltage distinct from the first predefined voltage, the under-voltage threshold differs from the target value of the first power supply voltage by a second predefined percentage, wherein the first and second predefined percentages are different. For example, in some embodiments, when the target value of the first power supply voltage (e.g., Vdd) is 1.5 volts, the under-voltage threshold may differ from the target value of the first power supply voltage by 5%, and when the target value of the first power supply voltage is 1.35 volts, the under-voltage threshold may differ from the target value of the first power supply voltage by 2%.

In some embodiments, determining whether the first power supply voltage provided to the storage device is out of range includes (624) determining, in accordance with a determination that the first power supply voltage is less than the under-voltage threshold, that the first power supply voltage is out of range. For example, if the under-voltage threshold has been determined to be 1.425 volts, the storage device, in accordance with a determination that the first power supply voltage is less than 1.425 volts, determines the first power supply voltage is out of range.

Although the descriptions above have used under-voltage threshold to determine whether the first power supply voltage provided to the storage device is out of range, over-voltage thresholds may be used to determine whether the first power supply voltage provided to the storage device is out of range. For example, in some embodiments, determining whether the first power supply voltage provided to the storage device is out of range includes: (1) monitoring the first power supply voltage, (2) comparing the first power supply voltage with an over-voltage threshold, the over-voltage threshold determined in accordance with a target value of the first power supply voltage, and (3) in accordance with a determination that the first power supply voltage is greater than the over-voltage threshold, determining the first power supply voltage is out of range. In some embodiments, determining the over-voltage threshold in accordance with the target value of the first power supply voltage includes: (1) determining a predefined percentage to use in determining the over-voltage threshold, (2) calculating a first value, the first value determined by multiplying the predefined percentage by the target value of the first power supply voltage, (3) calculating a second value, the second value determined by adding the first value to the target value of the first power supply voltage, and (4) setting the over-voltage threshold equal to the second value. In some embodiments, the predefined percentage varies in accordance with the target value of the first power supply voltage. In some embodiments, the predefined percentage is adjustable. In some embodiments, the over-voltage threshold differs from the first power supply voltage by different percentages of the first power supply voltage when the first power supply voltage is equal to distinct, predefined first and second voltages.

In some embodiments, the storage device includes (626) a dual in-line memory module (DIMM) device. In some embodiments, the storage device is compatible with a DIMM memory slot. For example, in some embodiments, the storage device is compatible with a 240-pin DIMM memory slot using a DDR3 interface specification. In some embodiments, the storage device includes a non-volatile memory DIMM device. In some embodiments, the storage device includes a single in-line memory module (SIMM) or other types of storage devices.

The storage device determines (628) whether a second power supply voltage provided to the storage device is out of range for a second time period. In some embodiments, the second power supply voltage provided to the storage device is a voltage supplied for serial presence detect (SPD) functionality. In some embodiments, the voltage supplied for SPD functionality (e.g., VSPD 156, FIG. 1) has a target value of 3.3 volts. In some embodiments, the first time period and second time period are different. For example, in some embodiments, the first time period is 1 millisecond and the second time period is 10 milliseconds. In some embodiments, the first time period and second time period are the same. For example, in some embodiments, the first time period is 100 microseconds and the second time period is 100 microseconds. In some embodiments, the first time period and second time period are adjustable. In some embodiments, the first and second time periods are adjustable based on one or more characteristics including: (1) customer-specific power characteristics, (2) sensitivity of data (e.g., whether system critical data is stored on the storage device), and (3) historic power characteristics based on recorded power events (e.g., stored in non-volatile memory associated with the supervisory controller, such as event log 232, FIG. 2A). In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether a second power supply voltage provided to the storage device is out of range for a second time period, as described above with respect to FIG. 2A. In some embodiments, the storage device determines whether the second power supply voltage provided to the storage device is out of range for the second time period using voltage monitoring circuitry (e.g., VSPD monitoring circuitry 203, FIG. 3).

Some of the features described above with respect to determining whether the first power supply voltage provided to the storage device is out of range for a first time period are applicable to determining whether the second power supply voltage provided to the storage device is out of range for a second time period. For example, in some embodiments, determining whether the second power supply voltage provided to the storage device is out of range includes one or more of comparing the second power supply voltage with an under-voltage threshold for the second power supply voltage and comparing the second power supply voltage with an over-voltage threshold for the second power supply voltage. In some embodiments, the under-voltage threshold for the second power supply voltage is calculated by using a predefined percentage. In some embodiments, the predefined percentage is adjustable. For brevity, these details are not repeated herein.

In some embodiments, one or more predefined percentages for calculating the under-voltage and over-voltage thresholds for the second power supply voltage are different from one or more predefined percentages for calculating the under-voltage and over-voltage thresholds for the first power supply voltage.

The storage device, in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latches (630) a power fail condition. In some embodiments, the first power supply voltage provided to the storage device is out of range when the first power supply voltage is lower than a first under-voltage threshold. In some embodiments, the first power supply voltage provided to the storage device is out of range when the first power supply voltage is higher than a first over-voltage threshold. In some embodiments, the second power supply voltage provided to the storage device is out range when the second power supply voltage is lower than a second under-voltage threshold. In some embodiments, the second power supply voltage provided to the storage device is out range when the second power supply voltage is higher than a second over-voltage threshold. In some embodiments, different power supply voltages have different under-voltage thresholds and different over-voltage thresholds (e.g., the first under-voltage threshold is different than the second under-voltage threshold and the first over-voltage threshold is different than the second over-voltage threshold). In some embodiments, a latching module (e.g., latching module 218, FIG. 2A) is used to, in accordance with a determination that at least one of the first power supply voltage is out of range for the first time period and the second power supply voltage is out of range for the second time period, latch a power fail condition, as described above with respect to FIG. 2A.

In some embodiments, the storage device performs (632) a power fail operation in accordance with the power fail condition, the power fail operation including: (1) transferring data held in volatile memory to non-volatile memory, and (2) removing power from a plurality of controllers on the storage device. In some embodiments, the power fail operation includes signaling the power fail condition to a plurality of controllers on the storage device (e.g., memory controller 128 and NVM controllers 130, FIG. 1). In some embodiments, a power fail operation module on one or more controllers (e.g., power fail operation module 264, FIG. 2B, and power fail operation module 284, FIG. 2C) are used to transfer data held in volatile memory to non-volatile memory, as described above with respect to FIGS. 2B-2C. In some embodiments, removing power from the plurality of controllers on the storage device include affirmatively removing power from the plurality of controllers (as opposed to allowing the plurality of controllers to automatically lose power). In some embodiments, a power removal module (e.g., power removal module 226, FIG. 2A) is used to remove power from the plurality of controllers on the storage device, as described above with respect to FIG. 2A.

In some embodiments, the non-volatile memory comprises (634) one or more flash memory devices (e.g., NVM devices 140, 142, FIG. 1). In some embodiments, the non-volatile memory includes a single flash memory device, while in other embodiments the non-volatile memory includes a plurality of flash memory devices. In some embodiments, the non-volatile memory includes NAND-type flash memory or NOR-type flash memory. In other embodiments, the non-volatile memory comprises one or more other types of non-volatile storage devices.

In some embodiments, the power fail operation is (636) performed to completion regardless of whether the first power supply voltage or the second power supply voltage returns to within range after the first and second time periods, respectively. For example, in some embodiments, the power fail operation is performed to completion even if the first power supply voltage returns to within range after the first time period or the second power supply voltage returns to within rage after the second time period. In some embodiments, even if the power fail condition is temporary (e.g., a lightning strike that briefly causes the power supply voltage to flicker below the under-voltage threshold), as long as one (or both) of the power supply voltages were out of range for respective time periods, the power fail condition is latched and the power fail operation is performed to completion. In some embodiments, once a power fail operation begins, data hardening circuitry (e.g., data hardening circuitry 308, FIGS. 3 and 5) effectively disconnects from the power supply voltage provided to the storage device and ignores the power supply voltage until the power fail operation is complete.

In some embodiments, the storage device includes (638) an energy storage device (e.g., energy storage device 510, FIG. 5), and the power fail operation is performed using power from the energy storage device. As described above with respect to FIG. 5, during a power fail operation, an energy storage device (e.g., energy storage device 510, FIG. 5) is used to provide power to the storage device, and data hardening circuitry (e.g., data hardening circuitry 308, FIGS. 3 and 5) is used to connect and disconnect the appropriate power sources (e.g., disabling the connection between Vdd 152 and Vswitched 160 and enabling the connection between energy storage device 510 and Vswitched 160, FIG. 5).

In some embodiments, the energy storage device includes (640) one or more capacitors. For example, in some embodiments, the energy storage device includes a single capacitor, while in other embodiments, the energy storage device includes a plurality of capacitors. In some embodiments, the energy storage device includes one or more inductors. In some embodiments, the energy storage device includes one or more other passive elements that store energy.

In some embodiments, the plurality of controllers on the storage device includes (642) at least one non-volatile memory controller and at least one other memory controller other than the at least one non-volatile memory controller. In some embodiments, the at least one non-volatile memory controller is a NVM controller (e.g., NVM controller 130-1, FIG. 1). In some embodiments, the at least one non-volatile memory controller is a flash controller. In some embodiments, the at least one non-volatile memory controller controls one or more other types of non-volatile memory devices.

In some embodiments, one of the plurality of controllers on the storage device maps (644) double data rate (DDR) interface commands to serial advance technology attachment (SATA) interface commands. For example, a memory controller (e.g., memory controller 128, FIG. 1) maps double data rate type three (DDR3) interface commands to SATA interface commands. In some embodiments, a memory controller (e.g., memory controller 128, FIG. 1) uses a defined interface standard, such as DDR3, to communicate with a host interface (e.g., host interface 122, FIG. 1) and uses a defined interface standard, such as SATA, to communicate with other controllers on the storage device (e.g., NVM controllers 130, FIG. 1).

In some embodiments, the plurality of controllers on the storage device includes (646) a memory controller (e.g., memory controller 128, FIG. 1) and one or more flash controllers (e.g., NVM controllers 130, FIG. 1). The one or more flash controllers are coupled by the memory controller to a host interface (e.g., host interface 122, FIG. 1) of the storage device.

In some embodiments, transferring (648) data held in volatile memory to non-volatile memory includes transferring (650) data (e.g., volatile memory 268, FIG. 2B) from the memory controller (e.g., memory controller 128, FIG. 1) to the one or more flash controllers (e.g., NVM controllers 130, FIG. 1). In some embodiments, data transferred from the memory controller to the one or more flash controllers includes data in flight from the host interface (e.g., host interface 122, FIG. 1) to the memory controller, data that has been signaled to the host (e.g., computer system 110, FIG. 1) as saved (e.g., stored in a non-volatile store or write cache), and/or metadata stored in volatile memory (e.g., volatile memory 268, FIG. 2B) of the memory controller. In some embodiments, a transfer module (e.g., transfer module 266, FIG. 2B) is used to transfer data from the memory controller to the one or more flash controllers, as described above with respect to FIG. 2B.

In some embodiments, transferring (648) data held in volatile memory to non-volatile memory includes transferring (652) data (e.g., volatile memory 288, FIG. 2C) from the one or more flash controllers (e.g., NVM controllers 130, FIG. 1) to the non-volatile memory (e.g., NVM devices 140, 142, FIG. 1). In some embodiments, data transferred from the one or more flash controllers to the non-volatile memory includes data in flight to the one or more flash controllers and/or metadata stored in volatile memory (e.g., volatile memory 288, FIG. 2C) of the one or more flash controllers (e.g., unwritten parity data, information about current age of the flash memory devices, translation tables, etc.). In some embodiments, a transfer module (e.g., transfer module 286, FIG. 2C) is used to transfer data from the one or more flash controllers to the non-volatile memory, as described above with respect to FIG. 2C.

In some embodiments, subsequent to completion of the power fail operation (654), the storage device determines (656) whether the first power supply voltage provided to the storage device is within range. In some embodiments, determining whether the first power supply voltage provided to the storage device is within range includes determining whether the first power supply voltage is greater than or equal to a first under-voltage threshold. In some embodiments, determining whether the first power supply voltage provided to the storage device is within range includes determining whether the first power supply voltage is less than or equal to a first over-voltage threshold. In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether the first power supply voltage provided to the storage device is within range, as described above with respect to FIG. 2A. In some embodiments, the storage device determines whether the first power supply voltage provided to the storage device is within range using voltage monitoring circuitry (e.g., Vdd monitoring circuitry 304 and/or voltage monitoring circuitry 302, FIG. 3).

Further, in some embodiments, the storage device determines (658) whether the second power supply voltage provided to the storage device is within range. In some embodiments, determining whether the second power supply voltage provided to the storage device is within range includes determining whether the second power supply voltage is greater than or equal to a second under-voltage threshold. In some embodiments, determining whether the second power supply voltage provided to the storage device is within range includes determining whether the second power supply voltage is less than or equal to a second over-voltage threshold. In some embodiments, different power supply voltages have different under-voltage thresholds and different over-voltage thresholds (e.g., the first under-voltage threshold is different than the second under-voltage threshold and the first over-voltage threshold is different than the second over-voltage threshold). In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether the second power supply voltage provided to the storage device is within range, as described above with respect to FIG. 2A. In some embodiments, the storage device determines whether the second power supply voltage provided to the storage device is out of range for the second time period using voltage monitoring circuitry (e.g., VSPD monitoring circuitry 203, FIG. 3).

In some embodiments, the storage device, in accordance with a determination that both the first power supply voltage and the second power supply voltage are within range, clears (660) the latched power fail condition. In some embodiments, supervisory controller 124 or a component thereof (e.g., latching module 218, FIG. 2A) is configured to unlatch the power fail condition upon completion of the power fail operation and in accordance with a determination that both the first power supply voltage and the second power supply voltage are within range by providing a PFAIL control signal 316 (e.g., logic low) that disables transistor 408 (open state) which opens the circuit from Vdd 152 to ground and, in turn, unlatches the power fail condition. In some embodiments, a latching module (e.g., latching module 218, FIG. 2A) is used to, in accordance with a determination that both the first power supply voltage and the second power supply voltage are within range, clear the latched power fail condition, as described above with respect to FIG. 2A.

In some embodiments, the second power supply voltage is (662) a voltage supplied for serial presence detect (SPD) functionality and the first power supply voltage is lower than the second power supply voltage. In some embodiments, the second power supply voltage is a voltage supplied for SPD functionality (e.g., VSPD 156, FIG. 1), which has a target value of 3.3 volts, and the first power supply voltage (e.g., Vdd 152, FIG. 1) is lower than the second power supply voltage, with a target value of 1.25 volts, 1.35 volts, or 1.5 volts.

In some embodiments, the storage device determines (664) whether the first power supply voltage is lower than a first under-voltage threshold for a first under-voltage time period. For example, if the first under-voltage threshold is 1.425 volts and the first under-voltage time period is 100 microseconds, the storage device determines whether the first power supply voltage (e.g., Vdd 152, FIG. 1) is lower than 1.425 volts for at least 100 microseconds. In some embodiments, the first under-voltage threshold and/or the first under-voltage time period are adjustable based on one or more characteristics including: (1) customer-specific power characteristics, (2) sensitivity of data (e.g., whether system critical data is stored on the storage device), and (3) historic power characteristics based on recorded power events (e.g., stored in non-volatile memory associated with supervisory controller 124, FIG. 2A). In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether the first power supply voltage is lower than a first under-voltage threshold for a first under-voltage time period, as described above with respect to FIG. 2A.

In some embodiments, the storage device determines (666) whether the first power supply voltage is higher than a first over-voltage threshold for a first over-voltage time period. For example, if the first over-voltage threshold is 1.575 volts and the first over-voltage time period is 1 millisecond, the storage device determines whether the first power supply voltage (e.g., Vdd 152, FIG. 1) is greater than 1.575 volts for 1 millisecond. In some embodiments, the first over-voltage threshold and/or the first over-voltage time period are adjustable based on the one or more characteristics described above with respect to operation 664. In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether the first power supply voltage is higher than a first over-voltage threshold for a first over-voltage time period, as described above with respect to FIG. 2A.

In some embodiments, determining whether the first power supply voltage provided to the storage device is out of range for the first time period includes determining whether the first power supply voltage is lower than the first under-voltage threshold for the first under-voltage time period, and determining whether the first power supply voltage is higher than the first over-voltage threshold for the first over-voltage time period.

In some embodiments, the storage device determines (668) whether the second power supply voltage is lower than a second under-voltage threshold for a second under-voltage time period. For example, if the second under-voltage threshold is 2.8 volts and the second under-voltage time period is 100 microseconds, the storage device determines whether the second power supply voltage (e.g., VSPD 156, FIG. 1) is lower than 2.8 volts for 100 microseconds. In some embodiments, the second under-voltage threshold and/or the second under-voltage time period are adjustable based on the one or more characteristics described above with respect to operation 664. In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether the second power supply voltage is lower than a second under-voltage threshold for a second under-voltage time period, as described above with respect to FIG. 2A.

Further, in some embodiments, the storage device determines (670) whether the second power supply voltage is higher than a second over-voltage threshold for a second over-voltage time period. For example, if the second over-voltage threshold is 5.5 volts and the second over-voltage time period is 1.5 milliseconds, the storage device determines whether the second power supply voltage (e.g., VSPD 156, FIG. 1) is greater than 5.5 volts for 1.5 milliseconds. In some embodiments, the second over-voltage threshold and/or the second over-voltage time period are adjustable based on the one or more characteristics described above with respect to operation 664. In some embodiments, a voltage module (e.g., voltage module 210, FIG. 2A) is used to determine whether the second power supply voltage is higher than a second over-voltage threshold for a second over-voltage time period, as described above with respect to FIG. 2A.

In some embodiments, determining whether the second power supply voltage provided to the storage device is out of range for the second time period includes determining whether the second power supply voltage is lower than the second under-voltage threshold for the second under-voltage time period, and determining whether the second power supply voltage is higher than the second over-voltage threshold for the second over-voltage time period.

In some embodiments, the first under-voltage threshold is distinct and independent from the second under-voltage threshold. In some embodiments, the first under-voltage time period is distinct and independent from the second under-voltage time period. In some embodiments, the first over-voltage threshold is distinct and independent from the second over-voltage threshold. In some embodiments, the first over-voltage time period is distinct and independent from the second over-voltage time period.

It will be understood that, although the terms “first,” “second,” etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first NVM controller could be termed a second NVM controller, and, similarly, a second NVM controller could be termed a first NVM controller, without changing the meaning of the description, so long as all occurrences of the “first NVM controller” are renamed consistently and all occurrences of the “second NVM controller” are renamed consistently. The first NVM controller and the second NVM controller are both NVM controllers, but they are not the same NVM controller.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the claims. As used in the description of the embodiments and the appended claims, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will also be understood that the term “and/or” as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

As used herein, the term “if” may be construed to mean “when” or “upon” or “in response to determining” or “in accordance with a determination” or “in response to detecting,” that a stated condition precedent is true, depending on the context. Similarly, the phrase “if it is determined [that a stated condition precedent is true]” or “if [a stated condition precedent is true]” or “when [a stated condition precedent is true]” may be construed to mean “upon determining” or “in response to determining” or “in accordance with a determination” or “upon detecting” or “in response to detecting” that the stated condition precedent is true, depending on the context.

The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the claims to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain principles of operation and practical applications, to thereby enable others skilled in the art.

專利引用
引用的專利申請日期發佈日期 申請者專利名稱
US43227661980年7月3日1982年3月30日Siemens AktiengesellschaftMonitoring device for the capacitor battery of a d-c filter circuit
US45284581984年1月6日1985年7月9日Ncr CorporationSelf-diagnostic redundant modular power supply
US46009621983年2月3日1986年7月15日Sentec Inc.Apparatus for monitoring and protecting a device against a plurality of fault conditions
US49166521987年9月30日1990年4月10日International Business Machines CorporationDynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stream single data architectures
US51931761990年10月17日1993年3月9日Powercard Supply C.A.Computer work saving during power interruption
US55198471993年6月30日1996年5月21日Intel CorporationMethod of pipelining sequential writes in a flash memory
US55307051995年2月8日1996年6月25日International Business Machines CorporationSoft error recovery system and method
US55375551993年3月22日1996年7月16日Compaq Computer CorporationFully pipelined and highly concurrent memory controller
US55510031994年2月14日1996年8月27日International Business Machines CorporationSystem for managing log structured array (LSA) of DASDS by managing segment space availability and reclaiming regions of segments using garbage collection procedure
US5568429 *1995年7月5日1996年10月22日Sun Microsystems, Inc.Low power data latch with overdriven clock signals
US56573321995年3月20日1997年8月12日Sandisk CorporationSoft errors handling in EEPROM devices
US56661141994年11月22日1997年9月9日International Business Machines CorporationMethod and means for managing linear mapped address spaces storing compressed data at the storage subsystem control unit or device level
US58325151996年9月12日1998年11月3日Veritas SoftwareLog device layered transparently within a filesystem paradigm
US59436921997年4月30日1999年8月24日International Business Machines CorporationMobile client computer system with flash memory management utilizing a virtual address map and variable length data
US59826641998年9月24日1999年11月9日Oki Electric Industry Co., Ltd.Semiconductor memory capable of writing and reading data
US59960541996年9月12日1999年11月30日Veritas Software Corp.Efficient virtualized mapping space for log device data storage system
US60000061997年8月25日1999年12月7日Bit Microsystems, Inc.Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storage
US60165601996年5月29日2000年1月18日Hitachi, Ltd.Semiconductor memory, memory device, and memory card
US62955921998年7月31日2001年9月25日Micron Technology, Inc.Method of processing memory requests in a pipelined memory controller
US63112631995年9月25日2001年10月30日Cambridge Silicon Radio LimitedData processing circuits and interfaces
US63935841995年4月26日2002年5月21日International Business Machines CorporationMethod and system for efficiently saving the operating state of a data processing system
US64420762000年6月30日2002年8月27日Micron Technology, Inc.Flash memory with multiple status reading capability
US64496251999年4月20日2002年9月10日Lucent Technologies Inc.Use of a two-way stack approach to optimize flash memory management for embedded database systems
US64842241999年11月29日2002年11月19日Cisco Technology Inc.Multi-interface symmetric multiprocessor
US6597073 *1998年2月18日2003年7月22日Compaq Information Technologies Group, L.P.Circuit and method for providing power supply redundancy
US66787882000年5月26日2004年1月13日Emc CorporationData type and topological data categorization and ordering for a mass storage system
US67382682001年11月28日2004年5月18日Emc CorporationMethod and apparatus for providing power signals to operating circuitry mounted on circuit boards
US67577682001年5月17日2004年6月29日Cisco Technology, Inc.Apparatus and technique for maintaining order among requests issued over an external bus of an intermediate network node
US67757922002年1月29日2004年8月10日Snap Appliance, Inc.Discrete mapping of parity blocks
US68104402003年2月27日2004年10月26日Qlogic CorporationMethod and apparatus for automatically transferring I/O blocks between a host system and a host adapter
US68368082002年2月25日2004年12月28日International Business Machines CorporationPipelined packet processing
US68368152001年8月8日2004年12月28日Pasternak Solutions LlcLayered crossbar for interconnection of multiple processors and shared memories
US68424362000年12月13日2005年1月11日Siemens AktiengesellschaftMultiport-RAM memory device
US68712572002年2月22日2005年3月22日Sandisk CorporationPipelined parallel programming operation in a non-volatile memory system
US68954642002年6月3日2005年5月17日Honeywell International Inc.Flash memory management system and method utilizing multiple block list windows
US69783432002年8月5日2005年12月20日Netlogic Microsystems, Inc.Error-correcting content addressable memory
US69812052002年10月23日2005年12月27日Lenovo (Singapore) Pte LtdData storage apparatus, read data processor, and read data processing method
US69881712002年5月9日2006年1月17日International Business Machines CorporationMethod and system for recovery of meta data in a storage controller
US70200172004年4月6日2006年3月28日Sandisk CorporationVariable programming of non-volatile memory
US70321232001年10月19日2006年4月18日Sun Microsystems, Inc.Error recovery
US70435052003年1月28日2006年5月9日Unisys CorporationMethod variation for collecting stability data from proprietary systems
US71000022003年9月16日2006年8月29日Denali Software, Inc.Port independent data transaction interface for multi-port devices
US71112931999年6月3日2006年9月19日Ants Software, Inc.Method for increased concurrency in a computer system
US71626782003年3月14日2007年1月9日Quantum CorporationExtended error correction codes
US71738522005年10月18日2007年2月6日Sandisk CorporationCorrected data storage and handling methods
US71844462001年12月21日2007年2月27日Juniper Networks, Inc.Cross-bar switch employing a multiple entry point FIFO
US75162922005年6月29日2009年4月7日Fujitsu LimitedMethod for predicting and avoiding danger in execution environment
US75231572003年9月25日2009年4月21日International Business Machines CorporationManaging a plurality of processors as devices
US75712772006年12月28日2009年8月4日Hitachi, Ltd.Semiconductor memory system for flash memory
US75745542006年8月11日2009年8月11日Hitachi, Ltd.Storage system and data protection method therefor
US75966432007年2月7日2009年9月29日Siliconsystems, Inc.Storage subsystem with configurable buffer
US76811062006年3月29日2010年3月16日Freescale Semiconductor, Inc.Error correction device and methods thereof
US76854942007年5月7日2010年3月23日Marvell International, Ltd.Error correction coding for varying signal-to-noise ratio channels
US77074812006年5月16日2010年4月27日Pitney Bowes Inc.System and method for efficient uncorrectable error detection in flash memory
US77616552008年1月2日2010年7月20日Hitachi, Ltd.Storage system and method of preventing deterioration of write performance in storage system
US77743902006年12月7日2010年8月10日Samsung Electronics Co., Ltd.Apparatus for collecting garbage block of nonvolatile memory according to power state and method of collecting the same
US78407622007年8月23日2010年11月23日Samsung Electronics Co., LtdMulti-path accessible semiconductor memory device having mailbox areas and mailbox access control method thereof
US78703262007年6月28日2011年1月11日Samsung Electronics Co., Ltd.Multiprocessor system and method thereof
US78703382008年1月2日2011年1月11日Hitachi, Ltd.Flushing cached data upon power interruption
US78908182008年1月18日2011年2月15日Samsung Electronics Co., Ltd.Read level control apparatuses and methods
US79130222007年2月14日2011年3月22日Xilinx, Inc.Port interface modules (PIMs) in a multi-port memory controller (MPMC)
US79259602007年3月26日2011年4月12日Macronix International Co., Ltd.Memory and method for checking reading errors thereof
US79340522008年4月8日2011年4月26日Pliant Technology, Inc.System and method for performing host initiated mass storage commands using a hierarchy of data structures
US79711122009年1月23日2011年6月28日Fujitsu LimitedMemory diagnosis method
US79785162008年4月8日2011年7月12日Pliant Technology, Inc.Flash memory controller having reduced pinout
US79966422008年4月22日2011年8月9日Marvell International Ltd.Digital locked loop on channel tagged memory requests for memory optimization
US80014192008年9月30日2011年8月16日Rockwell Automation Technologies, Inc.Energy storage module
US80327242008年4月3日2011年10月4日Marvell International Ltd.Demand-driven opportunistic garbage collection in memory components
US84129852009年6月30日2013年4月2日Micron Technology, Inc.Hardwired remapped memory
US200200248462001年11月1日2002年2月28日Takayuki KawaharaSemiconductor integrated circuit and data processing system
US200200832992000年12月22日2002年6月27日International Business Machines CorporationHigh speed remote storage controller
US200201523052002年1月30日2002年10月17日Jackson Gregory J.Systems and methods for resource utilization analysis in information management environments
US200201620752001年6月12日2002年10月31日Talagala Nisha D.Storage array employing scrubbing operations at the disk-controller level
US200201658962001年5月2日2002年11月7日Kim Jason Seung-MinMultiprocessor communication system and method
US200300412992002年3月15日2003年2月27日Fujitsu LimitedMemory controller for multilevel cell memory
US200300438292001年12月21日2003年3月6日Abbas RashidCross-bar switch employing a multiple entry point FIFO
US200300745922002年2月26日2003年4月17日Fujitsu LimitedInformation processing apparatus, power supply control method for plural information processing apparatuses, and storage medium therefore
US200300888052001年9月28日2003年5月8日Tim MajniError indication in a raid memory system
US200300936282001年11月14日2003年5月15日Matter Eugene P.Memory adaptedt to provide dedicated and or shared memory to multiple processors and method therefor
US200301264942002年1月2日2003年7月3日Exanet Inc.Method and apparatus for securing volatile data in power failure in systems having redundancy
US200301880452000年4月13日2003年10月2日Jacobson Michael B.System and method for distributing storage controller tasks
US200301898562002年11月19日2003年10月9日Samsung Electronics Co., Ltd.Multi-level flash memory with temperature compensation
US200301981002003年2月12日2003年10月23日Hitachi, Ltd.Method of controlling the operation of non-volatile semiconductor memory chips
US200302127192003年1月10日2003年11月13日Hitachi, Ltd.Method for heap memory management and computer system using the same method
US200400249572003年7月31日2004年2月5日Chun-Hung LinWindow-based flash memory storage system and management and access methods thereof
US200400249632002年8月5日2004年2月5日Nisha TalagalaMethod and system for striping data to accommodate integrity metadata
US200400738292002年12月16日2004年4月15日Olarig Sompong P.Fail-over of multiple memory blocks in multiple memory modules in computer system
US200401539022003年1月21日2004年8月5日Nexflash Technologies, Inc.Serial flash integrated circuit having error detection and correction
US200401817342003年3月14日2004年9月16日Saliba George A.Extended error correction codes
US200401997142004年4月26日2004年10月7日Petro EstakhriIncreasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
US200402370182003年5月23日2004年11月25日Riley Dwight D.Dual decode scheme
US200402526702003年6月12日2004年12月16日Nokia CorporationAdaptive power margin adjustment for a 1xEV-DV system
US200500604562003年9月16日2005年3月17日Denali Software, Inc.Method and apparatus for multi-port memory controller
US200500605012003年9月16日2005年3月17日Denali Software, Inc.Port independent data transaction interface for multi-port devices
US200501145872003年11月22日2005年5月26日Super Talent Electronics Inc.ExpressCard with On-Card Flash Memory with Shared Flash-Control Bus but Separate Ready Lines
US200501342882002年8月14日2005年6月23日Leo MonterDevice and method for monitoring the connection of an electrical supply unit
US200501720652004年1月30日2005年8月4日Micron Technology, Inc.Data move method and apparatus
US200501722072004年1月30日2005年8月4日Radke William H.Error detection and correction scheme for a memory device
US200501931612004年2月26日2005年9月1日Lee Charles C.System and method for controlling flash memory
US200502011482004年3月12日2005年9月15日Super Talent Electronics, Inc.Flash memory device and architecture with multi level cells
US200502232062004年4月1日2005年10月6日Janzen Jeffery WMemory modules having accurate operating current values stored thereon and methods for fabricating and implementing such devices
US200502571202004年5月13日2005年11月17日Gorobets Sergey APipelined data relocation and improved chip architectures
US200502735602004年6月3日2005年12月8日Hulbert Jared EMethod and apparatus to avoid incoherency between a cache memory and flash memory
US200502893142004年6月23日2005年12月29日Adusumilli Vijaya PSimultaneous external read operation during internal programming in a flash memory device
US200600391962005年10月18日2006年2月23日Gorobets Sergey ACorrected data storage and handling methods
US200600532462005年8月30日2006年3月9日Lee Schweiray JSystems and methods for providing nonvolatile memory management in wireless phones
US200600856712005年12月1日2006年4月20日Tim MajniError indication in a raid memory system
US200601088752005年11月15日2006年5月25日Inventio AgIntegrity testing of isolation means in an uninterruptible power supply
US200601365702005年12月30日2006年6月22日Pandya Ashish ARuntime adaptable search processor
US200601561772004年12月29日2006年7月13日Sailesh KottapalliMethod and apparatus for recovering from soft errors in register files
US200601956502005年2月25日2006年8月31日Su Zhiqiang JMethod to detect NAND-flash parameters by hardware automatically
US200602595282005年5月13日2006年11月16日Microsoft CorporationImplementation for collecting unmanaged memory
US200700114132006年9月8日2007年1月11日Yusuke NonakaStorage system having a plurality of interfaces
US200700584462005年12月21日2007年3月15日Hynix Semiconductor Inc.Erase and Program Method of Flash Memory Device for Increasing Program Speed of Flash Memory Device
US200700615972005年12月22日2007年3月15日Micky HoltzmanSecure yet flexible system architecture for secure devices with flash mass storage memory
US200700764792005年12月30日2007年4月5日Mosaid Technologies IncorporatedMultiple independent serial link memory
US200700814082006年10月4日2007年4月12日Oh Suk KwonMulti-chip semiconductor memory device having internal power supply voltage generation circuit for decreasing current consumption
US200700836972005年10月7日2007年4月12日Microsoft CorporationFlash memory management
US200700837792006年10月4日2007年4月12日Renesas Technology Corp.Semiconductor integrated circuit device and power consumption control device
US200701130192005年11月17日2007年5月17日International Business Machines CorporationFast path memory read request processing in a multi-level memory architecture
US200701333122007年2月7日2007年6月14日Micron Technology, Inc.Flash with consistent latency for read operations
US200701471132005年12月28日2007年6月28日Nima MokhlesiAlternate sensing techniques for non-volatile memories
US200701507902005年12月27日2007年6月28日Gross Stephen JMethod of storing downloadable firmware on bulk media
US200701570642006年1月5日2007年7月5日D.S.P. Group Ltd.Systems and methods for error corrections
US200701745792006年12月7日2007年7月26日Samsung Electronics Co., Ltd.Apparatus for collecting garbage block of nonvolatile memory according to power state and method of collecting the same
US200701801882006年3月27日2007年8月2日Akira FujibayashiVirtual path storage system and control method for the same
US200702089012006年8月10日2007年9月6日Purcell Stephen CLayered crossbar for interconnection of multiple processors and shared memories
US200702341432007年3月20日2007年10月4日Samsung Electronics Co., Ltd.Semiconductor memory devices and methods of testing for failed bits of semiconductor memory devices
US200702450612006年4月13日2007年10月18日Intel CorporationMultiplexing a parallel bus interface and a flash memory interface
US200702770362004年5月21日2007年11月29日Washington University, A Corporation Of The State Of MissouriIntelligent data storage and processing using fpga devices
US200702915562006年6月19日2007年12月20日Teruhiko KameiProgramming Differently Sized Margins and Sensing with Compensations at Select States for Improved Read Operations in Non-Volatile Memory
US200702944962006年6月27日2007年12月20日Texas Instruments IncorporatedMethods, apparatus, and systems for secure demand paging and other paging operations for processor devices
US200703001302006年5月17日2007年12月27日Sandisk CorporationMethod of Error Correction Coding for Multiple-Sector Pages in Flash Memory Devices
US200800191822007年7月16日2008年1月24日Kosuke YanagidairaSemiconductor memory device and control method of the same
US200800221632006年8月11日2008年1月24日Hitachi, Ltd.Storage system and data protection method therefor
US200800524462007年2月9日2008年2月28日Sandisk Il Ltd.Logical super block mapping for NAND flash memory
US200800778412006年9月27日2008年3月27日Gonzalez Carlos JMethods of Cell Population Distribution Assisted Read Margining
US200800779372007年7月27日2008年3月27日Samsung Electronics Co., Ltd.Multipath accessible semiconductor memory device with host interface between processors
US200800866772007年10月5日2008年4月10日Xueshi YangAdaptive systems and methods for storing and retrieving data to and from memory cells
US200801443712008年1月23日2008年6月19日Macronix International Co., Ltd.Systems and methods for programming a memory device
US200801479642007年10月4日2008年6月19日Chow David QUsing various flash memory cells to build usb data flash cards with multiple partitions and autorun function
US200801479982007年12月18日2008年6月19日Samsung Electronics Co., Ltd.Method and apparatus for detecting static data area, wear-leveling, and merging data units in nonvolatile data storage device
US200801481242008年2月5日2008年6月19日Yan ZhangMethod and system for detecting and correcting errors while accessing memory devices in microprocessor systems
US200801630302007年10月18日2008年7月3日Samsung Electronics Co., Ltd.Nonvolatile memory with error correction for page copy operation and method thereof
US200801683192007年3月29日2008年7月10日Samsung Electronics Co., Ltd.Flash memory Device Error Correction Code Controllers and Related Methods and Memory Systems
US200801704602007年8月23日2008年7月17日Samsung Electronics Co., LtdMulti-path accessible semiconductor memory device having mailbox areas and mailbox access control method thereof
US200802290002007年5月14日2008年9月18日Samsung Electronics Co., Ltd.Flash memory device and memory system
US200802290032008年1月2日2008年9月18日Nagamasa MizushimaStorage system and method of preventing deterioration of write performance in storage system
US200802291762008年5月19日2008年9月18日International Business Machines CorporationMethod for fast ecc memory testing by software including ecc check byte
US200802706802006年11月13日2008年10月30日Chee Keng ChangController for Non-Volatile Memories and Methods of Operating the Memory Controller
US200802821282007年10月31日2008年11月13日Super Talent Electronics, Inc.Method of Error Correction Code on Solid State Disk to Gain Data Security and Higher Performance
US200802853512007年11月26日2008年11月20日Mark ShlickMeasuring threshold voltage distribution in memory using an aggregate characteristic
US200900030582008年6月26日2009年1月1日Samsung Electronics Co., Ltd.Flash memory device and method for adjusting read voltage of flash memory device
US200900376522008年10月15日2009年2月5日Super Talent Electronics Inc.Command Queuing Smart Storage Transfer Manager for Striping Data to Raw-NAND Flash Modules
US200901445982008年1月30日2009年6月4日Tony YoonError correcting code predication system and method
US200901685252008年4月8日2009年7月2日Pliant Technology, Inc.Flash memory controller having reduced pinout
US200901722582008年4月8日2009年7月2日Pliant Technology, IncFlash memory controller garbage collection operations performed independently in multiple flash memory groups
US200901722592008年4月8日2009年7月2日Pliant Technology, Inc.Mass storage controller volatile memory containing metadata related to flash memory storage
US200901722602008年4月8日2009年7月2日Pliant Technology, Inc.Flash memory controller and system including data pipelines incorporating multiple buffers
US200901722612008年4月8日2009年7月2日Pliant Technology, Inc.Multiprocessor storage controller
US200901722622008年4月8日2009年7月2日Pliant Technology, Inc.Metadata rebuild in a flash memory controller following a loss of power
US200901723082008年4月8日2009年7月2日Pliant Technology, Inc.Storage controller for flash memory including a crossbar switch connecting a plurality of processors with a plurality of internal memories
US200901723352007年12月31日2009年7月2日Anand Krishnamurthi KulkarniFlash devices with raid
US200901724992008年4月8日2009年7月2日Pliant Technology, Inc.Patrol function used in flash storage controller to detect data errors
US200901930582008年1月29日2009年7月30日Denali Software, Inc.System and method for providing copyback data integrity in a non-volatile memory system
US200902076602009年4月16日2009年8月20日Hynix Semiconductor Inc.Program method of flash memory device
US200902227082009年2月27日2009年9月3日Kabushiki Kaisha ToshibaError correcting device and error correcting method
US200902964662009年4月16日2009年12月3日Samsung Electronics Co., Ltd.Memory device and memory programming method
US200902964862009年3月13日2009年12月3日Samsung Electronics Co., Ltd.Memory device and memory programming method
US200903198642008年6月20日2009年12月24日Denali Software, Inc.Method and apparatus for dynamically configurable multi level error correction
US201000081752009年7月9日2010年1月14日Sanmina-Sci CorporationBattery-less cache memory module with integrated backup
US201000112612008年7月8日2010年1月14日International Business Machines CorporationVerifying Data Integrity of a Non-Volatile Memory System during Data Caching Process
US20100052426 *2008年9月4日2010年3月4日Bill CarterPower management system
US201000526252008年9月4日2010年3月4日International Business Machines CorporationIn Situ Verification of Capacitive Power Support
US201000611512008年12月29日2010年3月11日Toru MiwaMulti-pass programming for memory with reduced data storage requirement
US201000950482008年10月10日2010年4月15日Andreas BechtolsheimSelf-contained densely packed solid-state storage subsystem
US201001037372009年10月2日2010年4月29日Ki Tae ParkRead Compensation Circuits and Apparatus Using Same
US201001991252009年2月4日2010年8月5日Micron Technology, Inc.Systems and Methods for Storing and Recovering Controller Data in Non-Volatile Memory Devices
US201002021962009年12月28日2010年8月12日Sang Kyu LeeMethod of reading nonvolatile memory device and nonvolatile memory device for implementing the method
US201002085212010年2月16日2010年8月19日Samsung Electronics Co., Ltd.Nonvolatile memory device, method of operating nonvolatile memory device and memory system including nonvolatile memory device
US201002628892010年6月28日2010年10月14日Bains Kuljit SReliability, availability, and serviceability in a memory device
US201002812072010年4月5日2010年11月4日Miller Steven CFlash-based data archive storage system
US201002813422010年4月27日2010年11月4日Samsung Electronics Co., Ltd.Memory controller and memory system
US201100668722009年9月16日2011年3月17日Michael Howard MillerSystems, methods and devices for control of the operation of data storage devices using solid-state memory
US201100830602010年6月8日2011年4月7日Kabushiki Kaisha ToshibaMemory system and control method for the same
US201100856572009年10月9日2011年4月14日Seagate Technology LlcData Encryption to Provide Data Security and Memory Cell Bit Wear Leveling
US201101132812010年5月20日2011年5月12日Via Technologies, Inc.Data storage system and method
US201101314442009年12月2日2011年6月2日Seagate Technology LlcSystems and methods for low wear operation of solid state memory
US201102058232010年2月19日2011年8月25日Gerrit Jan HeminkNon-Volatile Storage With Temperature Compensation Based On Neighbor State Information
US201102139202011年5月9日2011年9月1日Texas Memory Systems, Inc.FLASH-based Memory System with Static or Variable Length Page Stripes Including Data Protection Information and Auxiliary Protection Stripes
US201102286012010年3月17日2011年9月22日Olbrich Aaron KMlc self-raid flash data protection scheme
US201102316002011年6月1日2011年9月22日Hitachi, Ltd.Storage System Comprising Flash Memory Modules Subject to Two Wear - Leveling Process
US201200544562011年8月5日2012年3月1日Cleversafe, Inc.Migrating an encoded data slice based on an end-of-life memory level of a memory device
US201200844922010年3月27日2012年4月5日Ross StenfortStorage system logical block address de-allocation management and data hardening
US201200898552011年10月5日2012年4月12日Hans BeckhoffCircuit and method for an uninterruptible power supply of electronic modules
US201200962172011年10月14日2012年4月19日Kyquang SonFile system-aware solid-state storage management system
US201201951262012年4月16日2012年8月2日Micron Technology, Inc.Cell operation monitoring
US201202399762011年7月8日2012年9月20日Stec, Inc.Apparatus and method for determining a read level of a flash memory after an inactive period of time
US201202719902012年6月28日2012年10月25日Netlist, Inc.Non-Volatile Memory Module
US201300190762012年9月24日2013年1月17日Netlist, Inc.Redundant backup using non-volatile memory
US20130336081 *2013年6月11日2013年12月19日Cypress Semiconductor CorporationState-monitoring memory element
US20140001861 *2012年6月28日2014年1月2日Nxp B.V.Cmos power backup switching circuit and method for oeprating a cmos power backup switching circuit
US201400067982012年6月29日2014年1月2日Gyan PrakashDevice, system, and method for processor-based data protection
US20140008970 *2013年7月8日2014年1月9日Honda Motor Co., Ltd.Ground fault detecting device for an ungrounded circuit
US201400125222013年1月10日2014年1月9日General Electric CompanySystems, methods, and devices for capacitance estimation of power capacitors
US201402151032014年1月22日2014年7月31日Lsi CorporationDecoupled locking dma architecture
US201402690532013年4月1日2014年9月18日Lsi CorporationNonvolatile memory data recovery after power failure
US201500523972014年1月24日2015年2月19日Kabushiki Kaisha ToshibaMemory system and controlling method of memory system
EP1465203A12004年3月30日2004年10月6日Samsung Electronics Co., Ltd.Nonvolatile memory with page copy capability and method thereof
EP1956489A22008年1月10日2008年8月13日Hitachi, Ltd.Storage control unit and data management method
JP2002532806A 名稱不詳
WO2007036834A22006年9月19日2007年4月5日Nxp B.V.Error detection / correction circuit and corresponding method
WO2007080586A22007年1月10日2007年7月19日Saifun Semiconductors Ltd.Rd algorithm improvement for nrom technology
WO2008121553A12008年3月18日2008年10月9日Sandisk CorporationNon-volatile storage with decoding of data using reliability metrics based on multiple reads
WO2008121577A12008年3月20日2008年10月9日Sandisk CorporationSoft bit data transmission for error correction control in non-volatile memory
WO2009028281A12008年7月17日2009年3月5日Kabushiki Kaisha ToshibaSemiconductor memory device and method of controlling the same
WO2009032945A12008年9月4日2009年3月12日Siliconsystems, Inc.Storage subsystem capable of adjusting ecc settings based on monitored conditions
WO2009058140A12007年10月31日2009年5月7日Agere Systems Inc.Systematic error correction for multi-level flash memory
WO2009134576A12009年4月1日2009年11月5日Apple Inc.Copyback optimization for memory system
非專利引用
參考文獻
1Barr, Introduction to Watchdog Timers, Oct. 2001, 3 pgs.
2Canim, Buffered Bloom ilters on Solid State Storage, ADMS*10, Singapore, Sep. 13-17, 2010, 8 pgs.
3IBM Corporation, "Systems Management, Work Management," Version 5, Release 4, 9th Edition, Feb. 2006, pp. 1-21.
4International Preliminary Report on Patentability dated Oct. 30, 2014, received in International Patent Application No. PCT/US2013/035162, which corresponds to U.S. Appl. No. 13/866,567, 4 pages (Ellis).
5International Search Report and Written Opinion dated Jan. 26, 2015, received in International Patent Application No. PCT/U82014/059118, which corresponds to U.S. Appl. No. 14/135,371, 11 pages (Lucas).
6International Search Report and Written Opinion dated Jul. 14, 2015, received in International Patent Application No. PCT/US2015/027263, which corresponds to U.S. Appl. No. 14/599,128, 10 pages (Ellis).
7International Search Report and Written Opinion dated Jul. 26, 2013, received in International Patent Application No. PCT/US2013/035162 which corresponds to U.S. Appl. No. 13/855,567, 7 pages (Ellis).
8International Search Report and Written Opinion dated May 27, 2015, received in International Patent Application No. PCT/US2014/067476, which corresponds to U.S. Appl. No. 14/135,417, 14 pages (Lucas).
9Kang, A Multi-Channel Architecture for High-Performance NAND Flash-Based Storage System, J. Syst. Archit., 53, 9, Sep. 2007, 15 pgs.
10Kim, A Space-Efficient Flash Translation Layer for CompactFlash Systems, May 2002, 10 pgs.
11Lu, A Forest-structured Bloom Filter with Flash Memory, MSST 2011, Denver, CO, May 23-27, 2011, article, 6 pgs.
12Lu, A Forest-structured Bloom Filter with Flash Memory, MSST 2011, Denver, CO, May 23-27, 2011, presentation slides, 25 pgs.
13McLean, Information Technology-AT Attachment with Packet Interface Extension, Aug. 19, 1998, 339 pgs.
14Park, A High Performance Controller for NAND Flash-Based Solid State Disk (NSSD), Feb. 12-16, 2006, 4 pgs.
15Pliant Technology, International Search Report / Written Opinion, PCT/US08/88133, Mar. 19, 2009, 7 pgs.
16Pliant Technology, International Search Report / Written Opinion, PCT/US08/88136, Mar. 19, 2009, 7 pgs.
17Pliant Technology, International Search Report / Written Opinion, PCT/US08/88146, Feb. 26, 2009, 10 pgs.
18Pliant Technology, International Search Report / Written Opinion, PCT/US08/88154, Feb. 27, 2009, 8 pgs.
19Pliant Technology, International Search Report / Written Opinion, PCT/US08/88164, Feb. 13, 2009, 6 pgs.
20Pliant Technology, International Search Report / Written Opinion, PCT/US08/88206, Feb. 18, 2009, 8 pgs.
21Pliant Technology, International Search Report / Written Opinion, PCT/US08/88217, Feb. 19, 2009, 7 pgs.
22Pliant Technology, International Search Report / Written Opinion, PCT/US08/88229, Feb. 13, 2009, 7 pgs.
23Pliant Technology, International Search Report / Written Opinion, PCT/US08/88232, Feb. 19, 2009, 8 pgs.
24Pliant Technology, International Search Report / Written Opinion, PCT/US08/88236, Feb. 19, 2009, 7 pgs.
25Pliant Technology, International Search Report / Written Opinion, PCT/US2011/028637, Oct. 27, 2011, 11 pgs.
26Pliant Technology, Supplementary ESR, 08866997.3, Feb. 23, 2012, 6 pgs.
27SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/042764, Aug. 31, 2012, 12 pgs.
28SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/042771, Mar. 4, 2013, 14 pgs.
29SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/042775, Sep. 26, 2012, 8 pgs.
30SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/059447, Jun. 6, 2013, 12 pgs.
31SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/059453, Jun. 6, 2013, 12 pgs.
32Sandisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/059459, Feb. 14, 2013, 9 pgs.
33SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/065914, May 23, 2013, 7 pgs.
34SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/065916, Apr. 5, 2013, 7 pgs.
35SanDisk Enterprise IP LLC, International Search Report / Written Opinion, PCT/US2012/065919, Jun. 17, 2013, 8 pgs.
36SanDisk Enterprise IP LLC, Notification of the Decision to Grant a Patent Right for Patent for Invention, CN 200880127623.8, Jul. 4, 2013, 1 pg.
37SanDisk Enterprise IP LLC, Office Action, CN 200880127623.8, Apr. 18, 2012, 12 pgs.
38SanDisk Enterprise IP LLC, Office Action, CN 200880127623.8, Dec. 31, 2012, 9 pgs.
39SanDisk Enterprise IP LLC, Office Action, JP 2010-540863, Jul. 24, 2012, 3 pgs.
40Texas Instruments, "Power Management IC for Digital Set Top Boxes," SLVSA10A, Sep. 2009, pp. 1-22.
41Watchdog Timer and Power Savin Modes, Microchip Technology Inc., 2005, 14 pgs.
42Zeidman, 1999 Verilog Designer's Library, 9 pgs.
被以下專利引用
引用本專利申請日期發佈日期 申請者專利名稱
US20160093377 *2014年9月26日2016年3月31日Intel CorporationNonvolatile memory module
法律事件
日期代號事件說明
2014年1月24日ASAssignment
Owner name: SANDISK ENTERPRISE IP LLC, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LUCAS, GREGG S.;DELPAPA, KENNETH B.;ELLIS, ROBERT W.;SIGNING DATES FROM 20131218 TO 20131219;REEL/FRAME:032041/0728
2016年3月29日ASAssignment
Owner name: SANDISK TECHNOLOGIES INC., TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK ENTERPRISE IP LLC;REEL/FRAME:038295/0225
Effective date: 20160324
2016年5月25日ASAssignment
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS
Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038807/0948
Effective date: 20160516